TWiki
>
P1076 Web
>
Vhdl2019MeetingMinutes
>
2014_MeetingSeptember11
(2020-02-17,
JimLewis
)
E
dit
A
ttach
P1076 September 11, 2014 Meeting Minutes
Attendees:
CliffordWalinsky
*
PeterFlake
*
JimLewis
*
DavidKoontz
Agenda:
Action Item Review
Ranking Criteria
Review and Approve Meeting Minutes:
Next Meeting: Thursday September 25, 2014 8 am Pacific
Previous Meeting: Thursday August 28, 2014
Action Item Review
Discussion
Cliff: Garbage Collection
Still a work in progress
Modular types
In ADA is an attribute
End point is specified
Guaranteed to start at 0
Alternative (Cliff): Should modulo be done with a different type?
AI: Jim, propose a package based approach using record with modulus and integer value
Peter: Subtypes and Functions
Function knowing subtype and/or vector length
result'length or target'length. If size is determinable in a given context, then return'length should work within the function body.
Inputs to another function or procedure are not necessarily sized.
Conclusion: Can't and/or haven't seen a way to go forward here without encoutering significant issues.
A mechanism that accesses result'length or target'lenght would potentially slow down all expressions (function calls).
Topics for Future Meetings
Martin: email to reflector re: Integers and Logic Operators
Integers: Arbitrary vs. Fixed Size?
Need more reviewers of matrix math package
Ryan: Arbitrary width real: see
Nov 8 2012 meeting
Open - Multi dimensional Array restructuring: Array <--> Matrix Transformations
2012_MeetingJuly19
MeetingDecember15
Matlab has built-in reshape functions
In VHDL - explicit vs implicit defined operator
David Bishop: Requiring an implicit operator could delay implementations
Can this be handled by anonymous types on interfaces or generics on a package?
Language facility for creating implicit operators?
Ryan - Slicing Multidimensional Arrays (FT15) maybe related to above
2012_MeetingMay24
Jim - Mark bugzillas for which we have a proposal with that status
Jim - Table driven modeling via protected types
2012_MeetingMay10
Open - technical leader for 1076.6 activities?
std_logic_1164 uses 1076.6 attribute "RTL_SYNTHESIS_OFF" and "RTL_SYNTHESIS_ON"
Ranking Criteria
Rank based on need
Item needs to be fixed
Useful for an application
Rank based on complexity
How hard to implement
Noted several items in Collected Requirements as Must Do
AI: Jim: Create ranking sheet.
Review and Approve Meeting Minutes:
Motion: Peter 2nd: Cliff
Next Meeting: Thursday
September 25, 2014
8 am Pacific
Previous Meeting: Thursday
August 28, 2014
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r4
<
r3
<
r2
<
r1
|
B
acklinks
|
R
aw View
|
Ra
w
edit
|
M
ore topic actions
Topic revision: r4 - 2020-02-17 - 15:36:14 -
JimLewis
P1076
Log In
or
Register
P1076 Web
Create New Topic
Index
Search
Changes
Notifications
RSS Feed
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2024 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback