2014_MeetingSeptember11 < P1076

P1076 Web>Vhdl2019MeetingMinutes>2014_MeetingSeptember11 (2020-02-17, JimLewis) (raw view)EditAttach
<!--
Set ALLOWTOPICCHANGE = P1076AdminGroup
-->
---+!! P1076 September 11, 2014 Meeting Minutes
---++!! Attendees:
   * Main.CliffordWalinsky * Main.PeterFlake * Main.JimLewis * Main.DavidKoontz
---++!! Agenda:

%TOC%

---++ Action Item Review

*Discussion*

   * Cliff: Garbage Collection 
      * Still a work in progress
   * Modular types 
      * In ADA is an attribute
      * End point is specified
      * Guaranteed to start at 0
      * Alternative (Cliff): Should modulo be done with a different type?
      * AI: Jim, propose a package based approach using record with modulus and integer value
   * Peter: Subtypes and Functions 
      * Function knowing subtype and/or vector length
      * result'length or target'length. If size is determinable in a given context, then return'length should work within the function body.
      * Inputs to another function or procedure are not necessarily sized.
      * Conclusion: Can't and/or haven't seen a way to go forward here without encoutering significant issues.
      * A mechanism that accesses result'length or target'lenght would potentially slow down all expressions (function calls).

*Topics for Future Meetings*
   * Martin: email to reflector re: Integers and Logic Operators
   * Integers: Arbitrary vs. Fixed Size?
   * Need more reviewers of matrix math package
   * Ryan: Arbitrary width real: see [[2012_MeetingNovember8][Nov 8 2012 meeting]]
   * Open - Multi dimensional Array restructuring: Array &lt;--&gt; Matrix Transformations [[2012_MeetingJuly19]] [[MeetingDecember15]] 
      * Matlab has built-in reshape functions
      * In VHDL - explicit vs implicit defined operator
      * David Bishop: Requiring an implicit operator could delay implementations
      * Can this be handled by anonymous types on interfaces or generics on a package?
      * Language facility for creating implicit operators?
   * Ryan - Slicing Multidimensional Arrays (FT15) maybe related to above [[2012_MeetingMay24]]
   * Jim - Mark bugzillas for which we have a proposal with that status
   * Jim - Table driven modeling via protected types [[2012_MeetingMay10]]
   * Open - technical leader for 1076.6 activities? 
      * std_logic_1164 uses 1076.6 attribute "RTL_SYNTHESIS_OFF" and "RTL_SYNTHESIS_ON"
---++ Ranking Criteria
   * Rank based on need 
      * Item needs to be fixed
      * Useful for an application
   * Rank based on complexity 
      * How hard to implement
   * Noted several items in Collected Requirements as Must Do
   * AI: Jim: Create ranking sheet.
---++ Review and Approve Meeting Minutes:
   * Motion: Peter 2nd: Cliff
---++ Next Meeting: Thursday [[2014_MeetingSeptember25][September 25, 2014]] 8 am Pacific
---+++ Previous Meeting: Thursday [[2014_MeetingAugust28][August 28, 2014]]
Topic revision: r4 - 2020-02-17 - 15:36:14 - JimLewis
P1076