The SV-DC (SystemVerilog Discrete-modeling Committee) is responsible for coming up with language extensions for user-defined type on nets, which may include some levels of analog modeling.

Mail Reflector

Mantiss Page - goals and proposals

Note: SystemVerilog is being developed under IEEE-SA "entity only" rules.