AmsExamplesAFEM < VerilogAMS

VerilogAMS Web>AmsExamples>AmsExamplesAFEM (2012-09-14, DavidMiller) (raw view)EditAttach

---+ Advanced Functional Electrical Models (AFEM)
| *Type* | *Description* | *Source* |
| [[#VDAmp][Voltage Deadband Amplifier]] | Voltage deadband amplifier | [[%ATTACHURL%/V_deadband_amp.va][V_deadband_amp.va]] |
| [[#CDAmp][Current Deadband Amplifier]] | Current deadband amplifier | [[%ATTACHURL%/I_deadband_amp.va][I_deadband_amp.va]] |
| [[#VAmp][Voltage Amplifier]] | Voltage amplifier | [[%ATTACHURL%/V_amp.va][V_amp.va]] |
| [[#VLnAmp][Voltage Natural Logarithmic Amplifier]] | Voltage natural logarithmic amplifier | [[%ATTACHURL%/V_ln_amp.va][V_ln_amp.va]] |
| [[#VLogAmp][Voltage Decimal Logarithmic Amplifier]] | Voltage decimal logarithmic amplifier | [[%ATTACHURL%/V_log_amp.va][V_log_amp.va]] |
| [[#VPWLAmp][Voltage Amplifier, PWL Limited]] | Voltage amplifier, pwl limited | [[%ATTACHURL%/V_pwl_limited_amp.va][V_pwl_limited_amp.va]] |
| [[#VCLAmp][Voltage Amplifier, Continuous Limited]] | Voltage amplifier, continuous limited | [[%ATTACHURL%/V_cont_limited_amp.va][V_cont_limited_amp.va]] |
| [[#VVarGainAmp][Variable Gain Amplifier, Pwl Limited]] | Variable gain voltage amplifier, pwl limited | [[%ATTACHURL%/V_pwl_limited_amp.va][V_pwl_limited_amp.va]] |
| [[#CM][Current Mirror]] | Current mirror | [[%ATTACHURL%/current_mirror.va][current_mirror.va]] |
| [[#FOLPF][First Order Lowpass Filter]] | First order lowpass filter | [[%ATTACHURL%/lowpass1.va][lowpass1.va]] |
| [[#SOLPF][Second Order Lowpass Filter]] | Second order lowpass filter | [[%ATTACHURL%/lowpass2.va][lowpass2.va]] |
| [[#PIDCtrl][PID Controller]] | Proportional-Integral-Differential controller with differential input and single output | [[%ATTACHURL%/pid.va][pid.va]] |
| [[#NCMult][n-channel Multiplexer]] | n-channel multiplexer with variable channel number | [[%ATTACHURL%/multiplexer.va][multiplexer.va]] |
| [[#PD][Phase Detector]] | Phase detector, implemented as multiplier with gain | [[%ATTACHURL%/phase_detector.va][phase_detector.va]] |
| [[#VCO][VCO]] | Voltage controlled sinus oscillator | [[%ATTACHURL%/vco.va][vco.va]] |
---++ <a name="VDAmp">Voltage Deadband Amplifier</a>
| *Module Name* | V_deadband_amp |
| *Terminals* | inp: positive input terminal : input voltage<br /> inm: negative input terminal : input voltage<br /> out: terminal : output voltage |
| *Parameter* | vin_low: left corner of deadband = -1m<br /> vin_high: right corner of deadband = 1m<br /> vout_dead: output voltage if input voltage is in deadband = 0<br /> gain_left: gain if input voltage is smaller than vin_low = 1<br /> gain_right: gin if input voltage is larger than vin_high = 1 |
---++ <a name="CDAmp">Current Deadband Amplifier</a>
| *Module Name* | I_deadband_amp |
| *Terminals* | inp: positive input terminal : input current<br /> inm: negative input terminal : input current<br /> out: terminal : output current |
| *Parameter* | iin_low: left corner of deadband = -1m<br /> iin_high: right corner of deadband = 1m<br /> iout_dead: output current if input current is in deadband = 0<br /> gain_left: gain if input current is smaller than iin_low = 1<br /> gain_right: gin if input current is larger than iin_high = 1 |
---++ <a name="VAmp">Voltage Amplifier</a>
| *Module Name* | V_amp |
| *Terminals* | in: input terminal : input voltage<br /> out: output terminal : output voltage |
| *Parameter* | vin_offset: input dc offset = 0<br /> vout_offset: output dc offset = 0<br /> gain: gain (decimal) = 1 |
---++ <a name="VLnAmp">Voltage Natural Logarithmic Amplifier</a>
| *Module Name* | V_ln_amp |
| *Terminals* | in: input terminal : input voltage<br /> out: output terminal : output voltage |
| *Parameter* | vin_offset: input dc offset = 0<br /> vout_offset: output dc offset = 0<br /> gain: gain (decimal) = 1<br /> min_arg: minimum argument for ln function = 1.0e-9 from (0:inf) |
---++ <a name="VLogAmp">Voltage Decimal Logarithmic Amplifier</a>
| *Module Name* | V_log_amp |
| *Terminals* | in: input terminal : input voltage<br /> out: output terminal : output voltage |
| *Parameter* | vin_offset: input dc offset = 0<br /> vout_offset: output dc offset = 0<br /> gain: gain (decimal) = 1<br /> min_arg: minimum argument for log function = 1.0e-9 from (0:inf) |
---++ <a name="VPWLAmp">Voltage Amplifier, PWL Limited</a>
| *Module Name* | V_pwl_limited_amp |
| *Terminals* | in: input terminal : input voltage<br /> out: output terminal : output voltage |
| *Parameter* | vin_offset: input dc offset = 0<br /> vout_offset: output dc offset = 0<br /> gain: gain (decimal) = 1<br /> vout_max: maximum output voltage = 10<br /> vout_min: minimum output voltage = -10 from (-inf:vout_max) |
---++ <a name="VCLAmp">Voltage Amplifier, Continuous Limited</a>
| *Module Name* | V_cont_limited_amp |
| *Terminals* | in: input terminal : input voltage<br /> out: output terminal : output voltage |
| *Parameter* | vin_offset: input dc offset = 0<br /> gain: gain (decimal) = 1<br /> vout_max: maximum output voltage = 10<br /> vout_min: minimum output voltage = -10 from (-inf:vout_max) |
---++ <a name="VVarGainAmp">Variable Gain Amplifier, Pwl Limited</a>
| *Module Name* | V_ctrl_pwl_limited_amp |
| *Terminals* | in: input terminal : input voltage<br /> ctrl: gain control terminal : input voltage<br /> out: output terminal : output voltage |
| *Parameter* | vin_offset: input dc offset = 0<br /> vctrl_offset: control voltage dc offset = 0<br /> vout_offset: output dc offset = 0<br /> gain: gain (decimal) = 1<br /> vout_max: maximum output voltage = 10<br /> vout_min: minimum output voltage = -10 from (-inf:vout_max) |
---++ <a name="CM">Current Mirror</a>
| *Module Name* | current_mirror |
| *Terminals* | inp: positive input terminal : input current<br /> inm: negative input terminal : input current<br /> outp: positive output terminal : output current<br /> outm: negative output terminal : output current |
| *Parameter* | ratio: current mirror ratio Iout/Iin = 1<br /> rin: input resistance = 1K from (0:inf) |
---++ <a name="FOLPF">First Order Lowpass Filter</a>
| *Module Name* | lowpass1 |
| *Terminals* | in: input terminal : input voltage<br /> out: output terminal : output voltag |
| *Parameter* | freq_p1: pole frequency (Hz) = 1M from (0:inf) |
---++ <a name="SOLPF">Second Order Lowpass Filter</a>
| *Module Name* | lowpass2 |
| *Terminals* | in: input terminal : input voltage<br /> out: output terminal : output voltag |
| *Parameter* | freq_p1: first pole frequency (Hz) = 1M from (0:inf)<br /> freq_p2: second pole frequency (Hz) = freq_p1 from [freq_p1:inf) |
---++ <a name="PIDCtrl">Proportional-Integral-Differential Controller with differential input, single output </a>
| *Module Name* | pid |
| *Terminals* | inp: positive input terminal : input voltage<br /> inm: negative input terminal : input voltage<br /> out: output terminal : output voltage |
| *Parameter* | kp: proportional coefficient = 1<br /> ki: integral coefficient = 1<br /> kd: differential coefficient = 1 |
---++ <a name="NCMult">n-channel Multiplexer</a>
| *Module Name* | multiplexer |
| *Terminals* | in: input terminals : input [0:pow(2,size)-1] electrical<br /> ctrl: control terminals : input [0:size-1] electrical<br /> out: output terminal : output electrical |
| *Parameter* | size: number of control bits = 2 from [1:inf)<br /> vth: control bit threshold voltage = 1.4<br /> ron: channel on resistance = 1 from (0:inf)<br /> roff: channel off resistance = 1M from (ron:inf)<br /> ttransit_off: transit time to switch channel on to off = 5n from [0:inf)<br /> ttransit_on: transit time to switch channel off to on = ttransit from [transit_on:inf) |
---++ <a name="PD">Phase Detector</a>
| *Module Name* | phase_detector |
| *Terminals* | in: input terminal : input voltage<br /> ref: reference terminal : input voltage<br /> out: output terminal : output voltage |
| *Parameter* | gain: gain (decimal) = 1 |
---++ <a name="VCO">Voltage Controlled Oscillator</a>
| *Module Name* | vco |
| *Terminals* | in: input terminal : input voltage<br /> out: output terminal : output voltage |
| *Parameter* | f0: center frequency = 1.0M from (0:inf)<br /> kf: frequency coefficient (Hz/V)= 100.0K<br /> lockrange: lockrange for input voltage = 3.0<br /> vin_offset: input dc offset = 0.0<br /> vout_offset: output dc offset = 0.0<br /> vout_mag: output magnitude = 1.0<br /> phi0: initial output phase (radian) = 0.0 |

-- Main.DavidMiller - 2011-03-02

Attachments

I	Attachment	Action	Size	Date	Who	Comment
va	I_deadband_amp.va	manage	1.1 K	2012-09-14 - 15:44	DavidMiller	Current deadband amplifier
va	V_amp.va	manage	0.7 K	2012-09-14 - 15:44	DavidMiller	Voltage amplifier
va	V_cont_limited_amp.va	manage	1.0 K	2012-09-14 - 15:44	DavidMiller	Voltage amplifier, continuous limited
va	V_ctrl_pwl_limited_amp.va	manage	1.3 K	2012-09-14 - 15:45	DavidMiller	Variable gain voltage amplifier, pwl limited
va	V_deadband_amp.va	manage	1.1 K	2012-09-14 - 15:45	DavidMiller	Voltage deadband amplifier
va	V_ln_amp.va	manage	1.0 K	2012-09-14 - 15:45	DavidMiller	Voltage natural logarithmic amplifier
va	V_log_amp.va	manage	1.0 K	2012-09-14 - 15:45	DavidMiller	Voltage decimal logarithmic amplifier
va	V_pwl_limited_amp.va	manage	1.2 K	2012-09-14 - 15:46	DavidMiller	Voltage amplifier, pwl limited
va	current_mirror.va	manage	0.7 K	2012-09-14 - 15:46	DavidMiller	Current mirror
va	lowpass1.va	manage	0.6 K	2012-09-14 - 15:46	DavidMiller	First order lowpass filter
va	lowpass2.va	manage	0.7 K	2012-09-14 - 15:46	DavidMiller	Second order lowpass filter
va	multiplexer.va	manage	2.8 K	2012-09-14 - 15:47	DavidMiller	n-channel multiplexer with variable channel number
va	phase_detector.va	manage	0.5 K	2012-09-14 - 15:47	DavidMiller	Phase detector, implemented as multiplier with gain
va	pid.va	manage	0.8 K	2012-09-14 - 15:47	DavidMiller	Proportional-Integral-Differential controller with differential input and single output
va	vco.va	manage	1.3 K	2012-09-14 - 15:47	DavidMiller	Voltage controlled sinus oscillator

Topic revision: r3 - 2012-09-14 - 15:47:48 - DavidMiller

VerilogAMS