TWiki
>
VerilogAMS Web
>
Meetings
>
AMSMeetingMinutes
>
AMSMinutes14Apr2011
(2011-04-26,
DavidMiller
)
(raw view)
E
dit
A
ttach
Date: Thurday 14th Apr 2011 Attendees: | Gordon Vreugdenhil | Mentor | | Achim Bauer | EXL Modeling | | Marq Kole | NXP | | Ian Wilson | BDA | | Shalom Bresticker | Intel | | Ken Bakalar | Mentor | | Scott Little | Freescale | | Abhijeet Kolpekwar | Cadence | | Martin O'Leary | Cadence | | Dave Miller | Freescale | ---++ User Defined Nettype Gordon presented the SV-DC proposal for defining user defined nets within SV [[%PUBURL%/VerilogAMS/AmsDiscussionDoc/UserNettypes_v3.pdf ][http://www.eda.org/twiki/pub/VerilogAMS/AmsDiscussionDoc/UserNettypes_v3.pdf]]<br /> <br />The SV-DC committee is looking at the implementation of real values modeling within !SystemVerilog. <br />The SV-DC group is not part of Verilog-AMS/Accellera. They are a working group within P1800. <br />They are not implementing or merging sections of Verilog-AMS into SV. However since the real valued modeling is also part of the Verilog-AMS standard (wreal) we agreed that it would be a good idea for the Verilog-AMs committee to look over the proposal to make sure that it doesn't introduce any potential conflicts (keywords, contructs, etc.) that might impact the Verilog-AMS/SV merge. <br /> <br />During the development of the proposal, the SV-DC group have kept in mind the wreal construct used within Verilog-AMS to ensure that what they propose will be able to support existing wreal functionality. <br /> <br />Gordan noted that the interaction of user defined nets with the primitives, especially the switchtype (nmos, pmos) still needs to be resolved. <br />Ken pointed out that this will be one area that may have an impact on AMS. <br /> <br />The Verilog-AMS group is encourage to review the proposal over the next week or so to see if there are any conflicts which might cause us problems. We can then feed those back into the SV-DC group. <br /> <br />The SV-DC group is expecting to be able to vote on this proposal by the end of next month. This proposal is currently on track to be included in the current P1800 par. *Next Call* Next call scheduled for Thurs 28th Apr. <br /> <br />San Francisco, Thurs 06.00a <br />Austin, 08.00a <br />Boston, 09.00a <br />Amsterdam, 03.00p <br />Tel Aviv, 04.00p <br />New Delhi, 06:30p <br />Adelaide, 10:30p <br /> <br /><strong>Call-In Details: </strong><br />USA Toll Free : 8008671147 <br />Australia Toll Free: 1800009128 <br />India Toll Free : 0008006501482 <br />Netherlands : 08002658223 <br />Passcode: 0970751# -- Main.DavidMiller - 2011-04-15
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r2
<
r1
|
B
acklinks
|
V
iew topic
|
Ra
w
edit
|
M
ore topic actions
Topic revision: r2 - 2011-04-26 - 15:49:24 -
DavidMiller
VerilogAMS
Log In
or
Register
VerilogAMS Web
Create New Topic
Index
Search
Changes
Notifications
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2026 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback