TWiki
>
P1076 Web
>
Vhdl2019CollectedRequirements
>
SimulationControls
(2020-02-17,
JimLewis
)
E
dit
A
ttach
Simulation Controls
Simulation Controls
Proposal Details
Requirement
Implementation details
Discussion
Code Examples
Arguments FOR
Arguments AGAINST
General Comments
Supporters
Opposed
Proposal Details
Who Updates:
Date Proposed:
Date Last Updated:
Priority:
Complexity:
Focus:
Requirement
Simulation Controls
In a hierarchy of tools, allowing foreign interface to control run time (as in verification)
class of capabilities, such as save and restore model image for known good state starting point
Simulation set up, exit
error/status reporting
exception handling (call back?)
PSL compatability
useful for cosimulation and system simulation driven externally or external stimulus and validation
Implementation details
Discussion
Code Examples
Arguments FOR
Arguments AGAINST
General Comments
Supporters
Add your signature here to indicate your support for the proposal
Opposed
Add your signature here to indicate your opposition for the proposal
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r2
<
r1
|
B
acklinks
|
R
aw View
|
Ra
w
edit
|
M
ore topic actions
Topic revision: r2 - 2020-02-17 - 15:34:39 -
JimLewis
P1076
Log In
or
Register
P1076 Web
Create New Topic
Index
Search
Changes
Notifications
RSS Feed
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2025 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback