TWiki> P1076 Web>VHDL2017>LCS2016_I12 (2017-04-02, PatrickLehmann)EditAttach

Language Change Specification for Forcing Outports

LCS Number: LCS-2016-I12
Version: 1 {8-Mar-2017}
Date: 8-Mar-2017
Status: Voting
Author: Jim Lewis
Email: Main.JimLewis
Source Doc: Forcing Outports
Summary: Forcing Outports should not allow force mode in

Voting Results: Cast your votes here

Yes:

  1. Jim Lewis - 2017-03-08 ver 1
  2. Patrick Lehmann - 2017-03-13 ver 1
  3. Steve Grout - 2017-03-13 ver 1
  4. Brent Hayhoe - 2017-03-14 ver 1
  5. Thomas Preusser - 2017-03-15 ver 1
  6. Rob Gaddi - 2017-03-16 ver 1

No:

Abstain:

  1. Farrell Ostler - 2017-03-21

Revision Notes

Style Notes

Changes are shown in red font. Deletions are crossed out. Editing notes in green font.

Reviewing Notes

Details of Language Change

10.5.2.1 General (of section simple signal assignments)

[Edit 2nd to last paragraph before notes on page 151 ]

It is an error if a force mode of out is specified and the target is a port of mode in. It is an error if a force mode of in is specified and the target is a port of mode out.



Comments

Edit | Attach | Print version | History: r9 < r8 < r7 < r6 < r5 | Backlinks | Raw View | Raw edit | More topic actions
Topic revision: r9 - 2017-04-02 - 16:31:21 - PatrickLehmann
 
Copyright © 2008-2025 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback