TWiki
>
P1076/Ballots Web
>
Vhdl2019CollectedRequirements
>
Repair2008LRM142Example
(revision 1) (raw view)
Edit
Attach
---+ Repair Example in Section 14.2 %TOC% ---++ Proposal Details * Language Version: VHDL-2008 * Classification: LRM Correction * Summary: One of the examples in LRM section 14.2 is incorrect. * Relevant_LRM_Sections: 14.2 * Authors_Name: Main.CliffordWalinsky * Authors_Fax_Number: 503-685-0892 * Authors_Email_Address: cliffw@model.com * Authors_Affiliation: Mentor Graphics * Authors_Address1: 8005 SW Boeckman Rd. * Authors_Address2: Wilsonville, OR 97070 * Authors_Address3: * Date Submitted:September 12, 2013 * Date Analyzed: * Author of Analysis: * Revision Number: 1 * Date Last Revised: September 12, 2013 ---+++ Description of Problem In section 14.2 of the language standard, "Elaboration of a design hierarchy", there is an extended example demonstrating both legal and illegal external references. Legal external references are those in which the target of the reference has been elaborated before the reference itself is elaborated. The example contains an error. The example contains the following declarations: <verbatim> alias DONE_SIG is <<signal .TOP.DUT.DONE: BIT>>; -- Legal constant DATA_WIDTH: INTEGER := << signal .TOP.DUT.DATA: BIT_VECTOR>>'LENGTH; -- Illegal, because .TOP.DUT.DATA has not yet been elaborated -- when the expression is evaluated </verbatim> The DONE_SIG declaration is illegal. As the comment below the DATA_WIDTH declaration explains, .TOP.DUT.DATA has not yet been elaborated; hence, .TOP.DUT.DONE cannot have been elaborated at this point. ---+++ Proposed Resolution The declarations should be replaced with the following: <verbatim> alias DONE_SIG is <<signal .TOP.DUT.DONE: BIT>>; -- Illegal, see below constant DATA_WIDTH: INTEGER := << signal .TOP.DUT.DATA: BIT_VECTOR>>'LENGTH; -- Illegal, because .TOP.DUT has not yet been elaborated -- when the expression is evaluated </verbatim> ---++ VASG-ISAC Analysis & Rationale ---++ VASG-ISAC Recommendation for IEEE Std 1076-2008 ---++ VASG-ISAC Recommendation for Future Revisions ---++ Supporters _Add your signature here to indicate your support for the proposal_ CliffordWalinsky
Edit
|
Attach
|
P
rint version
|
H
istory
:
r4
<
r3
<
r2
<
r1
|
B
acklinks
|
V
iew topic
|
Raw edit
|
More topic actions...
Topic revision: r1 - 2020-02-17 - 15:34:59 -
TWikiGuest
P1076/Ballots
Log In
or
Register
P1076/Ballots Web
Create New Topic
Index
Search
Changes
Notifications
RSS Feed
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2026 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback