TWiki
>
P1076/Ballots Web
>
Vhdl2019CollectedRequirements
>
MixedSignalSupport
(2020-02-17,
JimLewis
)
(raw view)
E
dit
A
ttach
---+ Mixed Signal Support <br />%TOC% ---++ Proposal Information * Who Updates: Main.KevinCameron, ... * Date Proposed: * Date Last Updated: * Priority: * Complexity:medium * Focus: ---++ Proposal A. Support flat resolution by just using terminals for all connecctions and moving (discrete) driver type declarations to the architecture. B. Allow marking conversion functions as lossy/lossless C. Automatically allow up (lossless) conversions with mixed drivers to get all drivers to the same type (for resolution) D. Implicit declaration of A/D conversion entities - users supply architectures for stateful conversions (as per Verilog-AMS methodology), or functions for stateless conversions. E. Allow automatic lossy (down) conversion to receivers with warnings. ---++ Requirement Summary Suport plug-and-play rather than strict typing on connections. ---++ Rationale Existing connection scheme is too awkward to use in practice. ---++ Related Issues: None = General Too many to list. ---++ Competing Issues: None at this time Politics, no EDA company wants a product that does everything, it makes incremental licensing too hard. ---++ Requirement details Inject (analog) parasitics into an existing description (without changing types) while maintaing Kirchoff's current law. ---++ Use Model Just describe your circuit and have it work. ---++ Arguments FOR Long overdue. ---++ Arguments AGAINST ? ---++ General Comments This is a generalization of resolution: all drivers of a wire need to be converted to a common type to be resolved - peferably losslessly, and after resolution the result is converted back to the receivers at the accuracy requested. I.e. driver and receiver type do not need to match on a wire, that allows modeling at high levels of abstraction and then mixing in lower level components like parastics (resistors and capacitors) wthout other major changes to the users description. The major syntactic change is dropping the driver type declaration (usually combined with the port declaration) down to the architecture level. The minor addition is the tagging of conversion functions as lossy/lossless. Note: requiring port direction is a user feature of the driver/receiver type, not an intrinsic attribute of a port connection. ---++ Supporters _Add your signature here to indicate your support for the proposal_
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r2
<
r1
|
B
acklinks
|
V
iew topic
|
Ra
w
edit
|
M
ore topic actions
Topic revision: r2 - 2020-02-17 - 15:34:56 -
JimLewis
P1076/Ballots
Log In
or
Register
P1076/Ballots Web
Create New Topic
Index
Search
Changes
Notifications
RSS Feed
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2026 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback