TWiki
>
P1076 Web
>
Vhdl2019MeetingMinutes
>
2015_MeetingJuly16
(2020-02-17,
JimLewis
)
E
dit
A
ttach
P1076 July 16, 2015 Meeting Minutes
Attendees:
Brent Hayhoe, Jing Pang, Jim Lewis, Ernst Christen, Peter Flake, Ryan Hinto, Daniel Kho
Agenda:
Meeting Discussion
Next Steps
Reference Links
Review and Approve Meeting Minutes:
Next Meeting: Thursday July 23, 11 am Pacific
Previous Meeting: Thursday July 9, 2015
Meeting Discussion
Worked on
Accepted requirements from WG meetings
Next Steps
Review
Accepted requirements from WG meetings
Create document for Accepted Use cases and Rejected Use cases
Reference Links
Ernst's Proposals
Heterogeneous Interfaces
Heterogeneous Interface Requirements
Overview of SystemVerilog Interfaces
Bundles in VHDL
Brent Hayhoe: Comments
Daniel Kho: Comments
Status Quo and Moving Forward
Brent Summaries:
Interface Mode Requirements
Interface Bundle Requirements
Proposals:
Records with Directional Subtypes
-
Peter Flake
Add a "Bus" port mode for bidirectional port signals
-
Brian Drummond
Interface Construct and Port Mode Configurations
-
Brent Hayhoe
Interfaces: Packages as an Interface Construct
-
Jim Lewis
Protected Types with Public Signals
-
Jim Lewis
Protected Type: Shared Variables On Entity Interface
-
Jim Lewis
Record Introspection
-
Chris Higgs
Record Introspection & Indexing
-
Brent Hayhoe
Generics on Protected Types
-
Jim Lewis
Attributes for interfaces
-
John Aasen
IR2067 - Logical link interface abstraction
- Martin Trautmann, analyzed:
Peter Ashenden
IR2076 - a member attribute for records
- Rickard Norberg
IR2089 - Directional Records
- Andreas Doering, never analyzed
IEEE 200X FT-17 - Composite interface mode
-
Jim Lewis
IEEE 200X FT-14 & FT-15 - Arrays of unconstrained arrays and records with unconstrained arrays
-
Ryan Hinton
Documents:
SUAVE Language Description
-
Peter Ashenden
Interfaces
-
Jim Lewis
Object Orientation Revisited
-
Peter Ashenden
Email threads:
vhdl-200x: Requirements for VHDL Interfaces
vhdl-200x: Requirements for Interfaces
vhdl-200x: Re: Requirements for Interfaces, Part 1
vhdl-200x: Re: Requirements for Interfaces, Part 2
VHDL Interfaces (was RE: EXTERNAL: Re: vhdl-200x: VHDL enhancements wish list)
vhdl-200x: Directional records proposal
{Disarmed} Re: vhdl-200x: Directional records proposal
vhdl-200x: Records with diectional subtypes
vhdl-200x: Interfaces with normal, conjugated and monitor flavours
Review and Approve Meeting Minutes:
NA
Next Meeting: Thursday July 23, 11 am Pacific
Previous Meeting: Thursday
July 9, 2015
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r8
<
r7
<
r6
<
r5
<
r4
|
B
acklinks
|
R
aw View
|
Ra
w
edit
|
M
ore topic actions
Topic revision: r8 - 2020-02-17 - 15:36:15 -
JimLewis
P1076
Log In
or
Register
P1076 Web
Create New Topic
Index
Search
Changes
Notifications
RSS Feed
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2025 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback