Links to proposals etc.

Back annotation (fairly language neutral)

Alternative scheme for nettypes (Sysytem Verilog)

VHDL proposals -

CollectedRequirements#Proposal_Summary_Link_to_Proposa

C++ Extension (if you are fed up with EDA companies) -

http://parallel.cc

-- Kevin Cameron - 2016-03-11

Comments

Edit | Attach | Print version | History: r3 < r2 < r1 | Backlinks | Raw View | Raw edit | More topic actions...
Topic revision: r2 - 2016-03-14 - 06:51:07 - KevinCameron
 
Copyright © 2008-2021 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback