Hello, I have filed a new mantis item #1641. A proposal has been added to enable usage of assertion severity system tasks in general Verilog code. Thanks. ManishaReceived on Fri Oct 20 15:01:39 2006
This archive was generated by hypermail 2.1.8 : Fri Oct 20 2006 - 15:01:48 PDT