TWiki
>
P1800 Web
>
SystemVerilogAssertionCommittee
>
SVACMeetingMinutes
>
SV-AC_Minutes_2016_06_01
(2016-06-02,
ErikSeligman
)
(raw view)
E
dit
A
ttach
Minutes from SV-AC Committee Meeting Date: 2016-06-01 Time: 16.00:00 UTC (9:00 PDT) Duration: 1 hour *Agenda* * Reminder of IEEE patent policy<br /> See: http://standards.ieee.org/board/pat/pat-slideset.ppt * Minutes approval * Email ballot results * Mantis items in progress * Opens *Attendance Record* <u>Legend:</u> x = attended - = missed r = represented . = not yet a member v = valid voter (2 out of last 3 or 3/4 overall) n = not a valid voter t = chair eligible to vote only to make or break a tie Attendance re-initialized on 2016-03-09: v[.x-xxxx] Mehbub Ali (Intel) n[.xx--x-] Ang Boon Chong (Intel) n[x-x-xx-] Shalom Bresticker (Accellera) n[.x-----] Dennis Brophy (Mentor Graphics) v[xxxxxxx] Eduard Cerny (Synopsys) n[xx-xx-x] Ben Cohen (Accellera) t[x-xxxxx] Dmitry Korchemny (Synopsys - Chair) n[xxx-x-x] Manisha Kulshrestha (Mentor Graphics) v[xxxxxxx] Anupam Prabhakar (Mentor Graphics) v[xxxxxxx] Erik Seligman (Intel – Co-chair) v[x-x-xxx] Samik Sengupta (Synopsys) |- attendance on 2016-06-01 |--- voting eligibility on 2016-06-01 *Minutes* <u>IEEE patent policy reminder</u> <u>Minutes approval</u> Erik: Move to approve the minutes from 18-May-2016. Samik: Second. Motion passed: 5y/0n/0a (only valid votes count; one non-valid voter abstained). <u>Email ballot results</u> Issue 3117 passed: 4y/0n/1a. Issues 5056 and 5372 passed: 5y/0n/0a. <u>Mantis items in progress</u> 3924: Need to clarify behavior when sequence event used as property clocking Erik: Do we have a definition of a sequence event in assertions? Anupam: Yes, it is written in 9.4.2.4. Dmitry: The sequence event occurs in the Observed region Erik: Need an example in the LRM Ed: There is an example at the end of 16.13.6 Erik: Maybe to add a standalone example or just drop it altogether. Will elaborate a proposal. 4557: Typos in clause 16 Ben: Do we need more parentheses? Manisha: It is always clearer to use parentheses. Dmitry: There is a typo in the proposal. Ed: Need also to define `true. Dmitry: It would be convenient to have true and false defined in a standard package. Should be considered by the next PAR. Ben: Will implement the fix and notify Shalom. <b>Opens<u></u></b> Erik: Dmitry to review the assigned items and resend. %COMMENT%
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r1
|
B
acklinks
|
V
iew topic
|
Ra
w
edit
|
M
ore topic actions
Topic revision: r1 - 2016-06-02 - 16:12:41 -
ErikSeligman
P1800
Log In
or
Register
P1800 Web
Create New Topic
Index
Search
Changes
Notifications
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2026 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback