SV-AC_Minutes_2011_04_12 < P1800

P1800 Web>SystemVerilogAssertionCommittee>SVACMeetingMinutes>SV-AC_Minutes_2011_04_12 (2011-04-21, ErikSeligman) (raw view)EditAttach
Minutes of SV-AC Meeting

Date: 2011-04-12

Time: 16:00 UTC (9:00 PDT)

Duration: 1.5 hours

Dial-in information:

--------------------

Meeting ID:            38198

Phone Number(s):

1-888-813-5316         Toll Free within North America

Live Meeting: [[https://webjoin.intel.com/?passcode=8510730]]

Agenda:

-------

- Reminder of IEEE patent policy.

See: http://standards.ieee.org/board/pat/pat-slideset.ppt

- Minutes approval

- Email ballot results

3295: need a way to control only asserts/covers/assume directives

Issue failed.

- New issues

3491: Incorrect local variable flow rule in F.5.4

- Issue resolution/discussion

2271: sequence events require a clocked sequence

3385: Possible ambiguity when deferred assertion action block calls

nested function

- Enhancement progress update

3069: Relax rules for $global_clock resolution

3213: Update definition of sampled value

3195: Local Variables Flow Out Issue in and/or/intersect/implies

- Mantis resolution status

- Opens

Instantiating properties/sequences using hierarchical cross-module

identifiers

Attendance Record:

------------------

         Legend:

                 x = attended

                 - = missed

                 r = represented

                 . = not yet a member

                 v = valid voter (2 out of last 3 or 3/4 overall)

                 n = not a valid voter

                 t = chair eligible to vote only to make or break a tie

Attendance re-initialized on 2010-07-06:

  v[xxx-xxx-xxx...........................] Ashok Bhatt (Cadence)

  v[-xxxxxxxxxx-xxx-xxxxxxxxx-x-xxxxx--xxx] Laurence Bisht (Intel)

  v[-xxxxxxxxx-xxxxxxxxxxxx-xxxxxxxxxxxxx-] Eduard Cerny (Synopsys)

  n[------xx---xxx--x-xxxxxxx-xxxxx-xxxxxx] Ben Cohen

  n[-------------------xx-x-xxx-x--xxxxxxx] Surrendra Dudani (Synopsys)

  v[-xxxx-x-x----x-x-x--xx---xxxx---x-xxxx] Dana Fisman (Synopsys)

  n[-----------------xxxxx-xxxx-x-xxxxxxxx] John Havlicek (Freescale)

  v[xxxx-xxxxxxxxxxxxxxxx-xxx-xxxxxxxxxxxx] Tapan Kapoor (Cadence)

  v[xxxx-x-x..............................] Jacob Katz (Intel)

  t[xxxxxxxxxxxxxxxxxxxxx--xxxxxxxxxxxxxxx] Dmitry Korchemny (Intel ¿

Chair)

  v[-xxxx-xxxxxxxxxxxxxxx--xxxxxx-xxxxxxxx] Scott Little (Freescale)

  v[xx-xxxxxxxxxxxxxxxxx-xxxxxxxxx-xxxxxxx] Manisha Kulshrestha (Mentor

Graphics)

  v[xxxxxxxxxxxxxxxxxx-xxxxxxxxxxxxxxxxxxx] Anupam Prabhakar (Mentor

Graphics)

  v[xxxx-xxx-xxx--x-xx-xxx-xx--xxxxxxx-xxx] Erik Seligman (Intel)

  v[xxxxx-x-xxx-xxxx-xxxx--xxxxxx-xxxxxxx.] Samik Sengupta (Synopsys)

  v[xx-xxxxxxxxxxxxxxxxx-xxxxxxxxxxxxx-xxx] Tom Thatcher (Oracle ¿

Co-Chair)

  n[--xx---xx-------x.....................] Srini Venkataramanan (CVC

Pvt Ltd)

    |- attendance on 2011-04-05

  |--- voting eligibility on 2011-04-05

Minutes:

--------

- Reminder of IEEE patent policy.

See: http://standards.ieee.org/board/pat/pat-slideset.ppt

     Participants were reminded of the IEEE patent policy.

- Minutes approval

Erik: Move to approve minutes

Samik:     Second.

     Vote results: 8y, 0n, 0a

- Meeting schedule: Next week is a festival week.

     Will skip next meeting and meet again in two weeks.

- Email ballot results

3295: need a way to control only asserts/covers/assume directives

Issue failed.

Erik: Should have an introduction paragraph before details.

Manisha: Will update proposal by tomorrow. Dmitry will call for another

     vote.

- New issues

3491: Incorrect local variable flow rule in F.5.4

Tapan:     A minor issue: We need to add a matching parenthesis.

- Issue resolution/discussion

2271: sequence events require a clocked sequence

Tapan:     Should be marked as a duplicate of 2412

Tapan: Move to resolve 2271 as a duplicate of

Anupam:    Second

     Vote Results; 8y, 0n, 0a

3385: Possible ambiguity when deferred assertion action block calls

nested function

Erik: Deferred assertion allows only single task call in action block.

     But what if argument to task was a function call? Legal?

Tapan:     And what if function had side effects? Would that be legal?

Erik: The function call for the task argument is evaluated immediately,

    with possible side effect.

Erik: Will write a proposal.

- Enhancement progress update

3069: Relax rules for $global_clock resolution

Jacob:     Has uploaded an updated proposal: Ready for review.

Dmitry:    Will allow a couple days for review, then Will call for an

     e-mail vote.

3213: Update definition of sampled value

Dmitry:    Will call for an e-mail ballot.

3195: Local Variables Flow Out Issue in and/or/intersect/implies

Erik: Should assign it to someone who is still on committee.

Dmitry:    Will assign to Dana.

- Mantis resolution status

     No updates

- Opens

Instantiating properties/sequences using hierarchical cross-module

identifiers

Jacob: Tools don't support this: Should it be supported by LRM?

     LRM not clear.

     module m1();

     property p1;

     ....

     endproperty

     endmodule

     module m2();

        assert property (m1.p1());

     endmodule

Manisha, Anupam: LRM does allow this.

Default clocking

Anupam:    Belongs to EC, but wants to get opinions

     Standard says there can be only one default clocking defined in a

     module.

     Standard doesn't mention generate blocks

Anupam: Will file a Mantis item and assign to SV-EC.

Meeting adjourned:

Next meeting will be April 26
Topic revision: r1 - 2011-04-21 - 20:15:20 - ErikSeligman
P1800