TWiki
>
P1800 Web
>
SystemVerilogAssertionCommittee
>
SVACMeetingMinutes
>
SV-ACMinutes2011_03_15
(2011-03-22,
ErikSeligman
)
(raw view)
E
dit
A
ttach
Minutes of SV-AC Meeting <br />Date: 2011-03-15 <br />Time: 15:30 UTC (8:30 PST) <br />Duration: 1.5 hours Dial-in information: <br />-------------------- <br />Meeting ID: 38198 Live Meeting: [[https://webjoin.intel.com/?passcode=6362971]] Agenda: <br />------- <br />- Reminder of IEEE patent policy. <br />See: http://standards.ieee.org/board/pat/pat-slideset.ppt - Minutes approval - SV-AC weekly meeting schedule - Membership - Email ballot results <br />2476: Need clarification about system functions $onehot, etc <br />2804: Need to clarify rule (b) in 16.15.6 to allow inferred clock when <br />expression appears in procedural assertion. Both issues passed: 11y/0n/0a. There were friendly amendments. - New issues - Issue resolution/discussion <br />3377: Fix method names in C.2.3 ended sequence method - Enhancement progress update - Opens Attendance Record: <br />------------------ <br /> Legend: <br /> x = attended <br /> - = missed <br /> r = represented <br /> . = not yet a member <br /> v = valid voter (2 out of last 3 or 3/4 overall) <br /> n = not a valid voter <br /> t = chair eligible to vote only to make or break a tie Attendance re-initialized on 2010-07-06: v[xxx-xxx...........................] Ashok Bhatt (Cadence) <br /> v[xxxxxxx-xxx-xxxxxxxxx-x-xxxxx--xxx] Laurence Bisht (Intel) <br /> v[xxxxxx-xxxxxxxxxxxx-xxxxxxxxxxxxx-] Eduard Cerny (Synopsys) <br /> n[--xx---xxx--x-xxxxxxx-xxxxx-xxxxxx] Ben Cohen <br /> n[---------------xx-x-xxx-x--xxxxxxx] Surrendra Dudani (Synopsys) <br /> v[x-x-x----x-x-x--xx---xxxx---x-xxxx] Dana Fisman (Synopsys) <br /> n[-------------xxxxx-xxxx-x-xxxxxxxx] John Havlicek (Freescale) <br /> v[-xxxxxxxxxxxxxxxx-xxx-xxxxxxxxxxxx] Tapan Kapoor (Cadence) <br /> n[-x-x..............................] Jacob Katz (Intel) <br /> t[xxxxxxxxxxxxxxxxx--xxxxxxxxxxxxxxx] Dmitry Korchemny (Intel � Chair) <br /> v[x-xxxxxxxxxxxxxxx--xxxxxx-xxxxxxxx] Scott Little (Freescale) <br /> v[xxxxxxxxxxxxxxxx-xxxxxxxxx-xxxxxxx] Manisha Kulshrestha (Mentor <br />Graphics) <br /> v[xxxxxxxxxxxxxx-xxxxxxxxxxxxxxxxxxx] Anupam Prabhakar (Mentor Graphics) <br /> v[-xxx-xxx--x-xx-xxx-xx--xxxxxxx-xxx] Erik Seligman (Intel) <br /> v[x-x-xxx-xxxx-xxxx--xxxxxx-xxxxxxx.] Samik Sengupta (Synopsys) <br /> v[xxxxxxxxxxxxxxxx-xxxxxxxxxxxxx-xxx] Tom Thatcher (Oracle � Co-Chair) <br /> n[---xx-------x.....................] Srini Venkataramanan (CVC Pvt Ltd) <br /> |- attendance on 2011-03-08 <br /> |--- voting eligibility on 2011-03-08 Minutes <br />------- - Reminder of IEEE patent policy <br />See: http://standards.ieee.org/board/pat/pat-slideset.ppt Participants were remineded of the IEEE Patent policy. - Minutes approval <br />Dmitry: Voting rights for a few members was incorrect. <br />Tom: Will make corrections and re-publish. <br />Samik: Move to approve minutes with corrections <br />Second Manisha, <br /> Vote results: 9y, 0n, 0a - Meeting Time: <br />Manisha: Since the US is back on Daylight Savings Time, we could move <br />meeting <br /> backto 9am PDT. <br />Tom: Move to change meetint time ack to 9am PDT. <br />Manisha: Second <br /> Vote results: 0n 0a Next week, we will meet at 9am PDT. - Membership <br />Dmitry: Because of new IEEE policy, All committee members must be <br />representatives of the following companies: <br /> Cadence <br /> Freescale <br /> Intel <br /> Marvell <br /> Mentor <br /> Oracle <br /> Synopsys <br /> Accellera Currently only 2 members of SV-AC are affected. <br />Dmitry has sent e-mail to Karen asking whether Ben could attend as an <br />Accellera representative. - Email ballot results <br />2476: Need clarification about system functions $onehot, etc <br />2804: Need to clarify rule (b) in 16.15.6 to allow inferred clock when <br />expression appears in procedural assertion. Dmitry: Since Erik is sick today, we'll discuss the friendly amendments <br /> next week. - Issue resolution/discussion <br />3377: Fix method names in C.2.3 ended sequence method <br />Dmitry: In the rest of the LRM, the method functions are listed by name, <br /> without a preceding dot. This proposal simply applies that <br /> covention to a paragraph in Appendix C. <br />Anupam: Should the text read "sequence method ended", rather than <br /> "ended sequence method"? <br />Dmitry: Will make the change and we will vote on it next time. - Enhancement progress update <br />Dmitry: Sent out today a list of open Mantis items. 3295: Assertion control system tasks <br />Manisha: Anupam has submitted comments <br /> Anupam suggested not calling $asserton, $assertoff, etc "legacy tasks" <br />Dmitry: Entire example should be in Courier font. <br /> System task names appearing in main text should be Courier font. <br />Lawrence: Could you add an exclude hierarchy as well. <br /> If you do $assertKill on hierarchy A, followed by $assertOn on module <br /> X, which is a sub-module of A, the $assertOn can't save the assertion <br /> attempts which were already killed by the first $assertKill. <br />Anupam: Itroduce a control type {lock, unlock} in addition to {on, off, <br />kill} <br /> The lock control type would prevent subsequent calls to $assertcontrol <br /> from affecting the assertions in the give scope. Lawrence: Should this locking only affect assertkill? <br />Anupam: The assert lock should affect all assertion directives. <br />Manisha: Will make changes and send out a new proposal for comments. Anupam: Checker proposals: Should we ask working group for an opinion <br /> on the idea of defining formal constructs that are illegal in <br /> simulation? Tom: I see this idea as more of a long-term direction: Something we might <br /> consider in the next PAR. For this PAR, we should make incremental <br /> changes. - Sampling inside checkers <br />Dmitry: Proposal to modify definition of sampling was not acceptable. <br /> Working on new proposal, which would define sampling for <br /> concurrent context, vs. combinational context. Meeting adjourned.
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r2
<
r1
|
B
acklinks
|
V
iew topic
|
Ra
w
edit
|
M
ore topic actions
Topic revision: r2 - 2011-03-22 - 15:54:45 -
ErikSeligman
P1800
Log In
or
Register
P1800 Web
Create New Topic
Index
Search
Changes
Notifications
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2026 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback