TWiki
>
P1800 Web
>
SystemVerilogAssertionCommittee
>
SVACMeetingMinutes
>
SV-ACMinutes2011_01_25
(2011-01-26,
ErikSeligman
)
(raw view)
E
dit
A
ttach
Date: 2011-01-25 Time: 16:30 UTC (8:30 PST) Duration: 1.5 hours Dial-in information: -------------------- Meeting ID: 38198 Phone Number(s): 1-888-813-5316 Toll Free within North America Live Meeting: <a target="_join" href="https://webjoin.intel.com/?passcode=3878818">https://webjoin.intel.com/?passcode=3878818</a> Attendance Record: ------------------ Legend: x = attended - = missed r = represented . = not yet a member v = valid voter (2 out of last 3 or 3/4 overall) n = not a valid voter t = chair eligible to vote only to make or break a tie Attendance re-initialized on 2010-07-06: n[x...........................] Ashok Bhatt (Cadence) v[x-xxx-xxxxxxxxx-x-xxxxx--xxx] Laurence Bisht (Intel) v[-xxxxxxxxxxxx-xxxxxxxxxxxxx-] Eduard Cerny (Synopsys) v[-xxx--x-xxxxxxx-xxxxx-xxxxxx] Ben Cohen n[---------xx-x-xxx-x--xxxxxxx] Surrendra Dudani (Synopsys) n[---x-x-x--xx---xxxx---x-xxxx] Dana Fisman (Synopsys) n[-------xxxxx-xxxx-x-xxxxxxxx] John Havlicek (Freescale) v[xxxxxxxxxxx-xxx-xxxxxxxxxxxx] Tapan Kapoor (Cadence) t[xxxxxxxxxxx--xxxxxxxxxxxxxxx] Dmitry Korchemny (Intel - Chair) v[xxxxxxxxxxx--xxxxxx-xxxxxxxx] Scott Little (Freescale) v[xxxxxxxxxx-xxxxxxxxx-xxxxxxx] Manisha Kulshrestha (Mentor Graphics) v[xxxxxxxx-xxxxxxxxxxxxxxxxxxx] Anupam Prabhakar (Mentor Graphics) v[xx--x-xx-xxx-xx--xxxxxxx-xxx] Erik Seligman (Intel) v[x-xxxx-xxxx--xxxxxx-xxxxxxx.] Samik Sengupta (Synopsys) v[xxxxxxxxx-xxxxxxxxxxxxx-xxx] Tom Thatcher (Oracle - Co-Chair) n[------x.....................] Srini Venkataramanan (CVS Pvt) |- attendance on 2011-01-25 |--- voting eligibility on 2011-01-25 Agenda: ------- - Reminder of IEEE patent policy. See: http://standards.ieee.org/board/pat/pat-slideset.ppt - Minutes approval Erik: Move to approve the meeting minutes from 2011-01-18. Scott: Second Vote results: 7y/0n/0a. - Issue resolution/discussion Addressing champions’ feedback 1933: 16.13.6 reference to triggered method can be improved Erik will write a proposal and notify when ready. Dmitry will call to email vote. 2412: Allow clock inference in sequences Tom: Add a line at the beginning of the proposal with Mantis number for convenience. Erik, Samik: Rewrite the sentence on page 3 without using parentheses. Manisha: Add a reference from 9.4 to this subclause. Anupam: Will copy the reference from Mantis 2271 proposal. Tapan: Need to infer the context clock. Anupam: no context clock, only the default clock may be inferred. Anupam: Shalom suggested changing “actual argument” to “port connection”. Dmitry: This change should not be done in this Mantis. If wanted, a separate Mantis item should be open. There are loads of “actual argument” occurrences in Clauses 16 and 17. Dmitry will call to vote when the proposal is ready. 2804: Need to clarify rule (b) in 16.15.6 to allow inferred clock when expression appears in procedural assertion Erik provided a brief overview. Scott expressed his concern (sent earlier in an email), Dmitry: It should be acceptable to allow clock inference in a checker always procedure when the clock expanse to a complex event. Anupam: Include an example to the proposal. Erik: Where to include it? In the current subclause or in Clause 17. Dmitry: Clause 17 should be more appropriate + reference to this example from 16.15.6. Erik: Will include it into the subclause of checker procedures. 3113: Add port_identifier to constant_primary BNF for sequences, properties and checkers Laurence presented an overview of the proposal. Manisha: What about typed formal arguments? Laurence: There is already an example in the LRM. See 16.8.1. Manisha: Why constant range expression is needed in the BNF? Laurence, Dmitry: It is also used in other similar clauses. Should allow a constant range selection. Laurence will request a clarification on “constant_range_selection” in the “constant_primary” clause from SV-BC. We will have an email vote on this item next time. 2476: Need clarification about system functions $onehot, etc Erik gave an overview of the new function $bitshot. Tom: What happens if some bit value is neither in quiet bits nor in active bits? Erik: This value is ignored. Scott: This clarification should be added to the LRM. Samik: Why this function is required? We have $onehot, etc. already. Erik: To support 4-valued types. Laurence: Why this function is needed at all? Use $countbits. Dmitry: For convenience. Samik: If active and quiet bits have a common part, why should it be an elaboration time error? They are not required to be constants. Erik: Will replace with “error”. Dmitry: Why arguments should be packed bit vectors? Erik: Correct. Only active and quiet bits should. Not the expression. Dmitry: Is using {>>expression} is correct in this context? Erik: Should be correct. Erik will check this with SV-BC. Dmitry: Next time we should discuss where to place this section. It was suggested to move it out of the assertion area. Meeting adjourned.
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r1
|
B
acklinks
|
V
iew topic
|
Ra
w
edit
|
M
ore topic actions
Topic revision: r1 - 2011-01-26 - 17:01:00 -
ErikSeligman
P1800
Log In
or
Register
P1800 Web
Create New Topic
Index
Search
Changes
Notifications
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2026 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback