TWiki
>
P1076 Web
>
VHDL2017
>
LCS2016_001
(2017-07-17,
JimLewis
)
(raw view)
E
dit
A
ttach
---+ Language Change Specification for Partially Connected Vectors on Port Map Proposal ---++ <sticky> | *LCS Number:* | LCS-2016-001 | | *Version:* | 5 | | *Date:* | 13-Feb-2017 | | *Status:* | Approved | | *Author:* | [[Main.KevinJennings][KevinJennings]] | | *Source Doc:* | [[Partiallyconnectedvectorsonportmap]] | | *More:* | [[LCS2016_001_History][History]] %BR% [[LCS2016_001_Examples][Examples]] | | *Summary:* | Allow for vectors to be partially connected in the port map | </sticky> %TOC% ---++ Details_of_Language_Change ---++++ LRM 6.5.6.2 Generic clauses ---+++++ LCS 001.1: page 78 last paragraph Changes shown in %RED%red font%ENDCOLOR% below. The value of a %RED%formal%ENDCOLOR% generic constant may be specified by the corresponding actual in a generic association list. If no such actual is specified for a given formal generic constant %RED%or subelement or slice thereof%ENDCOLOR% (either because the formal generic is unassociated or because the actual is *open*), and if a default expression is specified for that generic %RED%constant or subelement or slice thereof%ENDCOLOR%, the value of this expression is the value of the generic %RED%constant or subelement or slice thereof%ENDCOLOR%. It is an error if no actual is specified for a given formal generic constant%RED% or subelement or slice thereof%ENDCOLOR% and no default expression is present in the corresponding interface element. %RED%<del>It is an error if some of the subelements of a composite formal generic constant are connected and others are either unconnected or unassociated.</del>%ENDCOLOR% ---++++ LRM 6.5.6.3 Port Clauses ---+++++ LCS 001.2: page 80 last paragraph If a formal port %RED%or subelement or slice thereof%ENDCOLOR% is associated with an actual port, signal, or expression, then the formal port is said to be _connected_ . If a formal port %RED%or subelement or slice thereof%ENDCOLOR% is instead associated with the reserved word *open* , then the formal is said to be _unconnected_ . It is an error if a port %RED%or subelement or slice thereof %ENDCOLOR% of mode *in* is unconnected (see 6.5.6.3) or unassociated (see 6.5.7.3) unless its declaration includes a default expression (see 6.5.2). It is an error if a port %RED%or subelement or slice thereof %ENDCOLOR% of any mode other than *in* is unconnected or unassociated and its type is an unconstrained or partially constrained composite type. %RED%<del>It is an error if some of the subelements of a composite formal port are connected and others are either unconnected or unassociated.</del>%ENDCOLOR% ---++++ LRM 6.5.7.1 Association Lists -- General ---+++++ LCS 001.3: page 83 near the bottom of the page, second paragraph above 'Note 1' %RED%<del>It is an error if an actual of open is associated with a formal interface object that is associated individually. </del>%ENDCOLOR%An actual of open counts as the single association allowed for the corresponding formal interface object %RED%or subelement or slice thereof%ENDCOLOR%, but does not supply a constant, signal, or variable (as is appropriate to the object class of the formal) to the formal. ---++++ 14.3.5 Port map aspect ---+++++ LCS 001.4: Page 205 near top, first paragraph after d) If a given port is a port of mode in whose declaration includes a default expression, and if no association element associates a signal or expression with that port %RED%or subelement or slice thereof%ENDCOLOR%, then the default expression is evaluated and the effective and driving value of the port %RED%or subelement or slice thereof%ENDCOLOR% is set to the value of the default expression. -- <span data-mce-mark="1"><span data-mce-mark="1"><span data-mce-mark="1"><span data-mce-mark="1">%USERSIG{KevinJennings - 2016-10-21}%</span></span></span></span> ---++ Comments %COMMENT% <span data-mce-mark="1"><span data-mce-mark="1"><span data-mce-mark="1"> </span></span></span>
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r39
<
r38
<
r37
<
r36
<
r35
|
B
acklinks
|
V
iew topic
|
Ra
w
edit
|
M
ore topic actions
Topic revision: r39 - 2017-07-17 - 20:52:06 -
JimLewis
P1076
Log In
or
Register
P1076 Web
Create New Topic
Index
Search
Changes
Notifications
RSS Feed
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2026 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback