TWiki
>
P1076 Web
>
Vhdl2019MeetingMinutes
>
2016_MeetingSeptember1
(2020-02-17,
JimLewis
)
(raw view)
E
dit
A
ttach
<!-- Set ALLOWTOPICCHANGE = P1076AdminGroup --> ---+!! P1076 September 1, 2016 Meeting Minutes ---++!! Attendees: * Brent Hayhoe, Kevin Jennings, Peter Flake, Rob Gaddi, Jim Lewis, Patrick Lehmann, Jing Pang ---++!! Agenda: %TOC% ---++ Meeting Discussion * [[Partiallyconnectedvectorsonportmap]] - finalization hopefully * Agreed that partially connected vectors should be allowed. Agreed LRM change language sounds right. Should review next week in context of [[http://www.eda-twiki.org/isac/IRs-VHDL-2002/IR2041.txt]] * For partially mapped vectors, usage of keyword open required, even on inputs that are initialized. * For input initialization, first initialization value is calculated, then any elements are used if unmapped * Kevin suggests that we do not define how initialization is handled but instead rely on current language rules * See section 14.3.5 port map aspect of elaboration * Use model for partially connected input? * Use slice of an IP, but not all of it. Some IP only use some inputs under some configurations. See below. * Rob will research 14.3.5 regarding the rules for initialization. * Lieven: Do arrays still need to be mapped contiguously? Is anyone willing to write an LCS for this? * Interfaces - continue & review Rob's unconstrained signals modification * Reviewed updated with unconstrained interface for SPI bus. See [[SpiRevised]] *Use case - Hardmacro IP core on an FPGA with configurable interface width:* <verbatim>inst : MGT generic map ( -- ... INTERFACE_WIDTH => 32, -- ... ) port map( -- TX_Data(31 downto 0) => TX_Data, TX_Data(63 downto 32) => (others => '0'), -- ... RX_Data(31 downto 0) => RX_Data, RX_Data(63 downto 32) => RX_Data_float, -- we can't use 'OPEN' here -- ... );</verbatim> ---++ Review and Approve Meeting Minutes and Decisions by Attendees Rob, Brent, All ---++ Review and Approve Meeting Minutes and Decisions by non-attendees <Add your name below. Indicate if you agree or disagree> <If you disagree, add a list of items you disagree with and initiate a reflector discussion> Agree. -- Main.MartinZabel - 2016-10-07 ---++ Next Meeting: Wednesday [[2016_MeetingSeptember7][September 7, 2016]], 11 am Pacific ---+++ Previous Meeting: Thursday [[2016_MeetingAugust25][August 25, 2016]]
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r6
<
r5
<
r4
<
r3
<
r2
|
B
acklinks
|
V
iew topic
|
Ra
w
edit
|
M
ore topic actions
Topic revision: r6 - 2020-02-17 - 15:36:18 -
JimLewis
P1076
Log In
or
Register
P1076 Web
Create New Topic
Index
Search
Changes
Notifications
RSS Feed
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2026 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback