TWiki
>
P1076 Web
>
2016_MeetingMarch3
(2016-07-14,
JimLewis
)
(raw view)
E
dit
A
ttach
<!-- Set ALLOWTOPICCHANGE = P1076AdminGroup --> ---+!! P1076 March 3, 2016 Meeting Minutes ---++!! Attendees: Rob Gaddi, Ernst Christen, Patrick Lehmann, Peter Flake ---++!! Agenda: %TOC% ---++ Meeting Discussion * What's Next - see [[PrivateDocuments]] file: _summary_vhdl_requirements_priority.xlsx * Restart at line 46 * Record Reflection * Discussed Patrick's net document at http://www.eda-twiki.org/cgi-bin/view.cgi/Main/PatrickLehmannReflection * Can't use 'element, as this is already defined in VHDL-2008 to get the element type of an array * Proposing a 'members attribute, returning an implicit enumerated type with one value per record field. * 'left and 'right could be defined by the lexical definition order from the above code. * Possibly use "type classes", i.e. scalar, array, enumeration, record, protected * Use cases: generic record TO_STRING, TO_JSON, TO_STD_LOGIC_VECTOR. Tends to all be serialization/deserialization. * Ernst suggests looking into the Pascal/Visual Basic "with" context as a reference idea * Peter suggests 'enum possibly? * Need to instantiate functions/procedures in a way as to bind them to specific type instances. Package generics? * Can we allow user-defined function attributes? I.e. attribute serialize of t_my_record is TO_JSON([t_my_record]) * We need a couple of written out use cases of what we're trying to solve. We need iteration, recursion, etc. For what? * Rob write [[RecordReflectionToSlv]] std_logic_vector use case (+ reverse) * Patrick write [[RecordReflectionToJson]] use case * 46: [[InterfaceConstructandPortModeConfigurations][Interface Construct and Port Mode Configurations]] * Yet more interface things we're not dealing with right now * 47: [[ProtectedTypeWaitSignal][Protected Types: Wait and Private Signals]] * Observation that SystemVerilog includes semaphore type as language primative rather than constructable construct. * Ties closely in with #45 and signaling from protected types; see [[2016_MeetingFebruary25]] * Needs practical use cases before we can say much more about it. * 48: [[ProtectedTypeEntity][Protected Type: Shared Variables On Entity Interface]] * Would need shared variables on a port, or signals of a protected type. Or a method call on the entity interface as a generic. * Patrick would like to see it for synthesis to pass structures in from protected types to calculate local constants. ---++ Review and Approve Meeting Minutes: Approved Peter, second Patrick. ---++ Next Meeting: Thursday March 10, 2016 11 am Pacific ---+++ Previous Meeting: Thursday [[2016_MeetingFebruary25][February 25, 2016]]
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r4
<
r3
<
r2
<
r1
|
B
acklinks
|
V
iew topic
|
Ra
w
edit
|
M
ore topic actions
Topic revision: r4 - 2016-07-14 - 18:48:00 -
JimLewis
P1076
Log In
or
Register
P1076 Web
Create New Topic
Index
Search
Changes
Notifications
RSS Feed
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2026 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback