TWiki
>
P1076 Web
>
Vhdl2019MeetingMinutes
>
2015_MeetingJuly23
(2020-02-17,
JimLewis
)
(raw view)
E
dit
A
ttach
<!-- Set ALLOWTOPICCHANGE = P1076AdminGroup --> ---+!! P1076 July 23, 2015 Meeting Minutes ---++!! Attendees: * Peter Flake, Jim Lewis, Brent Hayhoe, David Bishop ---++!! Agenda: %TOC% ---++ Meeting Discussion * DPI * Peter updated with DPI with partial example with LibFFI * Need reviews and/or comments. * Interface * Brent updating [[InterfaceAcceptedRequirements]] for use models * Real matrix package updated to address subtle bug. ---++ Reference Links * Ernst's Proposals * [[HeterogeneousInterfaces][Heterogeneous Interfaces]] * [[HeterogeneousInterfaceRequirements][Heterogeneous Interface Requirements]] * [[SVInterfaces][Overview of SystemVerilog Interfaces]] * [[BundlesInVHDL][Bundles in VHDL]] * [[BrentHayhoeSimpleRecordBasedBundle][Brent Hayhoe: Comments]] * [[DanielKhoSimpleRecordBasedBundle][Daniel Kho: Comments]] * [[MovingForward][Status Quo and Moving Forward]] * Brent Summaries: * [[InterfaceConcepts][Interface Mode Requirements]] * [[InterfaceBundles][Interface Bundle Requirements]] * Proposals: * [[http://www.eda.org/twiki/bin/view.cgi/P1076/BlockInterfaces][Records with Directional Subtypes]] - [[main.PeterFlake][Peter Flake]] * [[http://www.eda.org/twiki/bin/view.cgi/P1076/NewBusModeForBidirectionalPortSignals][Add a "Bus" port mode for bidirectional port signals]] - [[main.BrianDrummond][Brian Drummond]] * [[http://www.eda.org/twiki/bin/view.cgi/P1076/InterfaceConstructandPortModeConfigurations][Interface Construct and Port Mode Configurations]] - [[main.BrentHahoe][Brent Hayhoe]] * [[http://www.eda.org/twiki/bin/view.cgi/P1076/PackageAsInterface][Interfaces: Packages as an Interface Construct]] - [[main.JimLewis][Jim Lewis]] * [[http://www.eda.org/twiki/bin/view.cgi/P1076/ProtectedTypesPublicSignal][Protected Types with Public Signals]] - [[main.JimLewis][Jim Lewis]] * [[http://www.eda.org/twiki/bin/view.cgi/P1076/ProtectedTypeEntity][Protected Type: Shared Variables On Entity Interface]] - [[main.JimLewis][Jim Lewis]] * [[http://www.eda.org/twiki/bin/view.cgi/P1076/RecordIntrospection][Record Introspection]] - [[main.ChrisHiggs][Chris Higgs]] * [[http://www.eda.org/twiki/bin/view.cgi/P1076/RecordMemberAttribute][Record Introspection & Indexing]] - [[main.BrentHahoe][Brent Hayhoe]] * [[http://www.eda.org/twiki/bin/view.cgi/P1076/GenericTypes][Generics on Protected Types]] - [[main.JimLewis][Jim Lewis]] * [[http://www.eda.org/twiki/bin/view.cgi/P1076/InterfaceAttributes][Attributes for interfaces]] - [[main.JohnAasen][John Aasen]] * [[http://www.eda.org/isac/IRs-VHDL-2002/IR2067.txt][IR2067 - Logical link interface abstraction]] - Martin Trautmann, analyzed: [[main.PeterAshenden][Peter Ashenden]] * [[http://www.eda.org/isac/IRs-VHDL-2002/IR2067.txt][IR2076 - a member attribute for records]] - Rickard Norberg * [[http://www.eda.org/isac/IRs-VHDL-2002/IR2089.txt][IR2089 - Directional Records]] - Andreas Doering, never analyzed * [[http://www.eda.org/vhdl-200x/vhdl-200x-ft/proposals/ft17_composite_interface_mode.txt][IEEE 200X FT-17 - Composite interface mode]] - [[main.JimLewis][Jim Lewis]] * [[http://www.eda.org/vhdl-200x/vhdl-200x-ft/proposals/ft14_composites_with_unconstrained_arrays.pdf][IEEE 200X FT-14 & FT-15 - Arrays of unconstrained arrays and records with unconstrained arrays]] - [[main.RyanHinton][Ryan Hinton]] * Documents: * [[http://www.eda.org/vasg/docs/suave-descr-july-1999.pdf][SUAVE Language Description]] - [[main.PeterAshenden][Peter Ashenden]] * [[http://www.eda.org/vasg/docs/Interfaces.pdf][Interfaces]] - [[main.JimLewis][Jim Lewis]] * [[http://www.eda.org/vasg/docs/ESC-WP-012-oo-revisited-Rev-1_peter_ashenden.pdf][Object Orientation Revisited]] - [[main.PeterAshenden][Peter Ashenden]] * Email threads: * [[http://www.eda.org/vhdl-200x/hm/0504.html][vhdl-200x: Requirements for VHDL Interfaces]] * [[http://www.eda.org/vhdl-200x/hm/0518.html][vhdl-200x: Requirements for Interfaces]] * [[http://www.eda.org/vhdl-200x/hm/0522.html][vhdl-200x: Re: Requirements for Interfaces, Part 1]] * [[http://www.eda.org/vhdl-200x/hm/0525.html][vhdl-200x: Re: Requirements for Interfaces, Part 2]] * [[http://www.eda.org/vhdl-200x/hm/1296.html][ VHDL Interfaces (was RE: EXTERNAL: Re: vhdl-200x: VHDL enhancements wish list)]] * [[http://www.eda.org/vhdl-200x/hm/1677.html][vhdl-200x: Directional records proposal]] * [[http://www.eda.org/vhdl-200x/hm/1764.html][{Disarmed} Re: vhdl-200x: Directional records proposal]] * [[http://www.eda.org/vhdl-200x/hm/1771.html][vhdl-200x: Records with diectional subtypes]] * [[http://www.eda.org/vhdl-200x/hm/2566.html][vhdl-200x: Interfaces with normal, conjugated and monitor flavours]] ---++ Review and Approve Meeting Minutes: * NA ---++ Next Meeting: Thursday August 6, 11 am Pacific ---+++ Previous Meeting: Thursday [[2015_MeetingJuly23][July 23, 2015]]
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r2
<
r1
|
B
acklinks
|
V
iew topic
|
Ra
w
edit
|
M
ore topic actions
Topic revision: r2 - 2020-02-17 - 15:36:15 -
JimLewis
P1076
Log In
or
Register
P1076 Web
Create New Topic
Index
Search
Changes
Notifications
RSS Feed
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2026 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback