Re: [vhdl-200x] conditional compilation proposal

From: Evan Lavelle <>
Date: Tue Aug 16 2011 - 09:11:48 PDT

On 16/08/2011 16:58, Higgs, Chris wrote:

> I think it would be helpful if you could expand on some alternative and
> specific use case examples where a pre-processor would be preferable to
> generate which don't involve simply getting rid of unwanted code...

Here's some output code from a Verilog code generator. It works around 2
vendor bugs. Note that these are sequential statements.


function real _$ID23;
input dummy;
`ifdef __EDA_VENDOR_1__
real t;
t = $time;
_$ID23 = t / 1.000000e+00;
`elsif __EDA_VENDOR_2__
reg[63:0] t;
t = $time;
_$ID23 = $itor(t) / 1.000000e+00;
_$ID23 = $time / 1.000000e+00;

This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Tue Aug 16 09:12:36 2011

This archive was generated by hypermail 2.1.8 : Tue Aug 16 2011 - 09:12:42 PDT