RE: [vhdl-200x] conditional compilation proposal

<snip>

> Generate is a concurrent statement, enclosing concurrent statements.
As
> such, it misses a large part, if not most, of the use cases that #if
> covers. Of course, it's fine if you want to get rid of a few
concurrent
> statements, and they're already syntactically correct, and you can't
be
> bothered to comment them out or delete them.

Getting rid of old/incomplete/syntactically invalid code that you never
want to compile could be handled by allowing nested block quotes.

I think it would be helpful if you could expand on some alternative and
specific use case examples where a pre-processor would be preferable to
generate which don't involve simply getting rid of unwanted code...

Thanks,

Chris
Please consider the environment before printing this email.
 
This message should be regarded as confidential. If you have received this email in error please notify the sender and destroy it immediately.
 
Statements of intent shall only become binding when confirmed in hard copy by an authorised signatory.
 
The contents of this email may relate to dealings with other companies under the control of BAE Systems plc details of which can be found at http://www.baesystems.com/Businesses/index.htm.
 
Detica Limited is a BAE Systems company trading as BAE Systems Detica.
Detica Limited is registered in England and Wales under No: 1337451.
Registered office: Surrey Research Park, Guildford, Surrey, GU2 7YP, England.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.