Re: [vhdl-200x] Record slices (branched from Directional records proposal)

From: Jim Lewis <Jim@synthworks.com>
Date: Wed Jul 18 2012 - 13:24:41 PDT

Hi Daniel,
> <quote>...Each field can have a different data type...</quote>
> DanielKho: Yes, but let's assume everything resolves down to std_ulogic ...

Maybe ok for RTL, but for testbenches it is common to put
integers, real, and time into the record.

Jim

-- 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Jim Lewis
Director of Training             mailto:Jim@SynthWorks.com
SynthWorks Design Inc.           http://www.SynthWorks.com
1-503-590-4787
Expert VHDL Training for Hardware Design and Verification
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Received on Wed Jul 18 13:24:36 2012

This archive was generated by hypermail 2.1.8 : Wed Jul 18 2012 - 13:24:43 PDT