On Friday the 13th of July 2012, Jones, Andy D emailed:
|---------------------------------------------------------------------------|
|"VHDL has built in types, but also allows the user to define new types |
|and subtypes in terms of built-in types or previously defined types. |
| |
|VHDL has built-in port modes (in, out, inout, buffer, etc.). [. . .]" |
|---------------------------------------------------------------------------|
Andy,
VHDL also allows a user to create a new type (enumeration) independently of already existing types. I was asking for clarification as to whether you wanted to be able to create completely new modes,
or whether you wanted what everyone else correctly assumed you meant.
|---------------------------------------------------------------------------|
|"User-defined modes is what I am calling this ability to define new |
|composite modes for composite (record) types. [. . .] |
| |
|Maybe something like "composite modes" is a more appropriate nomenclature? |
| |
|I'm not married to any nomenclature for this feature; [. . .]" |
|---------------------------------------------------------------------------|
One name is not necessarily better than another.
Yours sincerely,
Colin Paul
Received on Fri Jul 13 06:56:25 2012
This archive was generated by hypermail 2.1.8 : Fri Jul 13 2012 - 06:56:34 PDT