Re: 11 October 2004 Unapproved Meeting Minutes

Thanks, Dennis.

I have some corrections and comments.

On p. 4, in Item 10 (P1364), it says,

"The question was raised as to when the cutoff for work would need to be. Would it need to be December 2004 or could it be March 2005? After discussion, it was noted that a March 2005 cutoff would permit us to meet the DAC completion timeline."

Was a decision made?

Regarding my "affiliations" on the Champions list, it omitted my participation in BTF and email participation in PTF.
Also I was/am document editor for 1364-2001 Version C and Errata and 1364-2005 drafts.

On p. 5, it says,
"There was no descent that the revision after next is to be one document and that for now they remain separate."
I think "descent" should be "dissent"?

On p. 5, it says,
"Depreciate PLI 1.0" and
"A motion (Victor Berman, Cliff Cummings) was made to let the PTF determine a path to depreciation of PLI 1.0..."

I think "deprecate" is more appropriate.

On p. 5, it says,
"In P1364 there are 90+ enhancements that are features covered by SystemVerilog."

It sounds like this number came from the list at
http://www.boyd.com/1364_btf/report/enhance.html.

That list contains the BTF issues in the open state (94).

There are 7 more in the proposal state at
http://www.boyd.com/1364_btf/report/btf_proposal.html.

Of those 101, while many are certainly covered by SV, I believe it is far less than 90+ out of 101.

On p. 6, it says,
"The work in the BTF to date is to prioritize these. This work is being don by Alec Stanculescu, Stu Sutherland and Steve Sharp."
("don" should be "done".)
Is this a new group or the old prioritization group?
That group was Alec, Steve, and I, not Stu Sutherland.

I hope to attend the November meeting in Israel in person.

Thanks,
Shalom

On Wed, 13 Oct 2004, Brophy, Dennis wrote:

> All,
>
> You will find two versions of the meeting minutes, one with the
> reference content embedded if that content is a PDF file and one where
> you will need to be connected to the internet to resolve the links
> yourself. The one without resolution is small, the one with resolved
> links is large.
>
> Small version:
> <http://www.eda-twiki.org/sv-ieee1800/Meetings/2004/October/10-11-04MeetingMin
> utesUnapproved.pdf> (51K)
> Full version:
> <http://www.eda-twiki.org/sv-ieee1800/Meetings/2004/October/10-11-04MeetingMin
> utesUnapproved.pdf> (1.3M)
>
> Please let me know of any errors or omissions to the minutes and I
> will correct them.
>
> Regards,
>
> Dennis

-- 
Shalom Bresticker                        Shalom.Bresticker @freescale.com
Design & Verification Methodology                    Tel: +972 9  9522268
Freescale Semiconductor Israel, Ltd.                 Fax: +972 9  9522890
POB 2208, Herzlia 46120, ISRAEL                     Cell: +972 50 5441478
  
[ ]Freescale Internal Use Only      [ ]Freescale Confidential Proprietary