I totally agree that better coordination with SV-DC and SV-AMS is needed.
I think this is very important as they are both planning to do a lot of work in the next year or so and could easily trip over and undermine each.
However I think the coordination mechanism needs to better defined and have clearer goals and responsbilities.
Along the same line, section 3 of the roadmap (relationship to VerilogAMS) has a lot of words but doesn't seem to commit anything really. It seems
pretty wishy, washy. One thing that would be helpful in this regard would be commitment to define the mapping rather than just study it.
Without some clearer commitments including coordination mechanisms, I am very concerned that the committees won't coordinate very
well, despite a significant amount of shared members.
Thanks,
--Martin
Martin O'Leary | AMS Designer Team | Cadence
P: (408) 428 5206 www.cadence.com<http://www.cadence.com>
________________________________
From: owner-sv-dc@eda.org [mailto:owner-sv-dc@eda.org] On Behalf Of Achim Bauer
Sent: Tuesday, September 14, 2010 1:34 PM
To: Ian Wilson; Little Scott-B11206
Cc: sv-dc@eda.org
Subject: Re: [sv-dc] SV-DC roadmap update
Hi Ian, hi Scott,
I think it is a great idea to have regular meetings for discussing issues of interest.
A specific goal might be e.g. to develop a methodology for CM-insertion/resolution/synchronization
of mixed nets that transport electrical, real/aggregate and digital data.
Another (longterm-)issue might be to brainstorm about a clean integration of ASVA within analog Verilog-AMS blocks.
Best regards,
Achim
----- Original Message -----
From: Ian Wilson<mailto:ian.wilson@berkeley-da.com>
To: Little Scott-B11206<mailto:B11206@freescale.com>
Cc: sv-dc@eda.org<mailto:sv-dc@eda.org>
Sent: Tuesday, September 14, 2010 10:06 PM
Subject: Re: [sv-dc] SV-DC roadmap update
I agree that it would be a good idea to have a regular sync-up meeting.
Can we come up with a specific goal rather than to discuss issues of
interest?
--ian
----------------------------------
Ian M Wilson
Architect
Berkeley Design Automation
Office: 408-496-6600 x238
Cell: 714-272-7040
ian.wilson@berkeley-da.com<mailto:ian.wilson@berkeley-da.com>
----------------------------------
True SPICE accuracy, 5X-20X faster
Don't Be Left Behind!
----------------------------------
Little Scott-B11206 wrote:
Hi all:
After attending the recent Verilog-AMS and SV-DC meetings and thinking
about the happenings there it seems to me that it would be nice to have
a regularly scheduled sync-up meeting to ensure that both groups are
aware of each other's progress and technical issues of common interest.
As such, I think we should add the following statement to the
"Relationship to Verilog-AMS" section of the roadmap. Thoughts?
Subgroups of the Verilog-AMS and SV-DC committees will meet regularly to
discuss technical issues of interest between the two committees.
Thanks,
Scott
-- This message has been scanned for viruses and dangerous content by MailScanner<http://www.mailscanner.info/>, and is believed to be clean. -- This message has been scanned for viruses and dangerous content by MailScanner<http://www.mailscanner.info/>, and is believed to be clean. -- This message has been scanned for viruses and dangerous content by MailScanner, and is believed to be clean.Received on Tue Sep 14 13:55:15 2010
This archive was generated by hypermail 2.1.8 : Tue Sep 14 2010 - 13:55:16 PDT