[sv-ac] Assertion action control system tasks - for assume and cover

draft6 says Assertion action control system tasks cannot control assume and
cover actions - only assert and expect action  can be controled. This was
done deliberatelly. Why not to allow to switch off cover pass action or
assume pass or fail action? 

LRM: "SystemVerilog provides six system tasks to control the execution of
assertion action blocks for concurrent assertions that are associated with
assertion statements and the expect statement:"

 

DANiel


-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.