[sv-ac] Re: [sv-sc] Re: ConcurrentAssertNewProposal

From: John Havlicek <john.havlicek_at_.....>
Date: Mon May 05 2008 - 17:50:45 PDT
Hi Gord:

Note that Adam's example defines the clock explicitly in the property
declaration.

There is a Mantis item to relax the rule from 16.14.5 that requires 
the inferred clock for a concurrent assertion in procedural code to
match any explicitly declared clock.

J.H.

> X-eda.org-MailScanner-Watermark: 1210623517.28586@u62GzG30+wFLKRvJnx1keg
> X-Authentication-Warning: server.eda.org: majordom set sender to owner-sv-sc@eda.org using -f
> X-eda.org-MailScanner-Watermark: 1210623503.6761@ZvFLpB/HXIi0xqmNrlon2g
> Date: Mon, 05 May 2008 13:18:21 -0700
> From: Gordon Vreugdenhil <gordonv@model.com>
> CC: sv-sc@eda.org, sv-ac@eda.org
> X-OriginalArrivalTime: 05 May 2008 20:18:21.0511 (UTC) FILETIME=[29FEDD70:01C8AEED]
> X-eda.org-MailScanner: Found to be clean, Found to be clean
> X-Spam-Status: No, No
> Sender: owner-sv-sc@eda.org
> X-eda.org-MailScanner-Information: Please contact the ISP for more information
> X-MailScanner-ID: m45KIa0w023746
> X-eda.org-MailScanner-From: owner-sv-sc@server.eda.org
> 
> Adam,
> 
> Is this actually legal code as is?  I thought that the clock
> inference rules of 16.14.5 (P1800 Draft 5) would make this
> illegal since there is no "clock" event control on the
> always block.
> 
> Gord.
> 
> 
> 
> Adam Krolnik wrote:
> > 
> > Good morning;
> > 
> > As part of this discussion, don't forget assertions in combinatorial 
> > procedural logic. E.g.
> > 
> > property r3;
> >          @(posedge mclk)(q != d);
> >      endproperty
> > 
> > always @(*)
> >   begin
> >   if (a)
> >     begin
> >     d2 = d1;
> >     assert property (r3);
> >     ...
> >     end
> >   end
> > 
> > Since the process above may run more than once, the assertion may need to be stopped
> > due to the presence of new values that cause it to no longer be triggered.
> > 
> > 
> > 
> >   Thanks.
> > 
> > -- 
> >     Soli Deo Gloria
> >     Adam Krolnik
> >     Director of Design Verification
> >     VeriSilicon Inc.
> >     Plano TX. 75074
> >     Co-author "Assertion-Based Design", "Creating Assertion-Based IP"
> > 
> > 
> > -- 
> > This message has been scanned for viruses and
> > dangerous content by *MailScanner* <http://www.mailscanner.info/>, and is
> > believed to be clean.
> 
> -- 
> --------------------------------------------------------------------
> Gordon Vreugdenhil                                503-685-0808
> Model Technology (Mentor Graphics)                gordonv@model.com
> 
> 
> -- 
> This message has been scanned for viruses and
> dangerous content by MailScanner, and is
> believed to be clean.
> 

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Mon May 5 17:51:19 2008

This archive was generated by hypermail 2.1.8 : Mon May 05 2008 - 17:51:31 PDT