Re: [sv-ac] SVA: bind_directive syntax not same as LRM 17.15 description

Surrendra,
Thanks for the explanation. It was not clear initially as to which module
the reference was made to. In the example below, I now understand that r1 is
an "implicit" instantiation of "range", and no expliti instantiation of
"range" is needed. That aspect was not clear in the LRM.
bind cr_unit range r1(c_clk,c_en,v_low,(in1&&in2));
 
Thanks,
Ben
 
-----------------------------------------------------------------------------
Ben Cohen Trainer, Consultant, Publisher (310) 721-4830
_http://www.vhdlcohen.com/_ (http://www.vhdlcohen.com/) vhdlcohen@aol.com
Author of following textbooks:
* Using PSL/SUGAR for Formal and Dynamic Verification 2nd Edition, 2004 isbn
 0-9705394-6-0
* Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn
0-9705394-2-8
* Component Design by Example ", 2001 isbn 0-9705394-0-1
* VHDL Coding Styles and Methodologies, 2nd Edition, 1999 isbn 0-7923-8474-1
* VHDL Answers to Frequently Asked Questions, 2nd Edition, isbn 0-7923-8115
------------------------------------------------------------------------------
Received on Thu Jun 24 14:12:06 2004