AW: [sv-ac] Discussion: Legal use of .ended in disable iff ?

Hello Surrendra, hello Adam,

might it be, that both of you have a different opinion? Please help to
clarify!

Wolfgang

========================================================================
===================================================
Surrendra Dudani wrote

* does the expression after disable_iff needs an event to be evaluated
(both of us guess Yes)?

I presume the "event" here refers to a change in value of one of the
operands of the expression associated with the "disable iff" clause.
There is no requirement that such an event is needed for the evaluation.
However, for efficiency, one would only evaluate the expression whenever
there is a change in value.

* can ".ended" produce an event (Wolfgang guesses No, Ben guesses Yes)?
 
.ended does not generate any verilog event as it can only used in the
assertion expressions for detecting the end of a sequence in any
particular cycle. .ended cannot be used in a clocking expression or a
"disable iff" expression.

========================================================================
==================================================
Adam Krolnik wrote:

According to the 3.1a draf6 copy, and matching my expectations, use of
the methods ".ended" and ".matched" are expressions (actually a
primary).

From this approach, one should be able to use the end of a sequence to
disable another property.

Whether or not the tools support such a construction is another
question.

========================================================================
===================================================
Received on Mon, 3 May 2004 08:24:26 +0200