Subject: [sv-ac] Re: [sv-ec] Today's meeting minutes (7 July 2003).
From: Adam Krolnik (krolnik@lsil.com)
Date: Tue Jul 08 2003 - 08:27:11 PDT
Hi David;
SV-AC has an enhancement for funtionality that was taken out of 3.1 due
to many issues. It is on our enhancement list and we would like SV-EC
to consider 'templates' (#2 on the list) for their Extensions list.
THanks.
Adam Krolnik
Verification Mgr.
LSI Logic Corp.
Plano TX. 75074
-------- Original Message --------
Subject: [sv-ac] SV AC Enhancement List
Date: Mon, 28 Apr 2003 10:34:13 -0700
From: Stephen Meier <Stephen.Meier@synopsys.com>
To: System Verilog Assertion <sv-ac@eda.org>
Hi:
From last meeting I have established list of running enhancements for
consideration in next language revision.
Please continue to send me ideas to add to the list so we have collective
memory.
Thanks,
Steve
Steve Meier (stephen.meier@synopsys.com) W: 650-584-4476, Cell: 408-393-8246
This archive was generated by hypermail 2b28 : Tue Jul 08 2003 - 08:28:17 PDT