Subject: RE: VHDL 200x request
From: Jayaram Bhasker (JBhasker@esilicon.com)
Date: Fri Oct 10 2003 - 08:16:11 PDT
Hello Ofer:
Thank you very much for the feedback.
We will consider your requested features: real-time clock, and random number generation.
I did not understand:
>> Another example could be accessing the parallel port or the USB port of the computer.
Can you please elaborate?
- bhasker
------
J. Bhasker, eSilicon Corp
1605 N. Cedar Crest Blvd, Ste 615, Allentown, PA 18104
jbhasker@esilicon.com, 610.439.6831, 610.770.9634(fax)
-----Original Message-----
From: Ofer Hofman [mailto:ofer.h@sital.co.il]
Sent: Thursday, October 09, 2003 3:21 AM
To: Jayaram Bhasker
Cc: Nir Hamzani
Subject: VHDL 200x request
Dear J. Bhasker,
I have seen the VHDL-200x Testbench & Verification PPT and was very
impressed. 200x looks like a very wide project.
I am teaching & writing VHDL for over 13 years.
One issue that comes up many times in my Test Benches is the ability
to read the real time clock of the computer I am running simulation
on, in particular, and accessing the host computer's hardware in
general. Today these tasks are done through FLI (C) but there is no
real reason why it could not be done through VHDL.
A simple usage of the real time clock read is generation of random
numbers. Benchmarking performance of a VHDL program run could be another.
Another example could be accessing the parallel port or the USB port
of the computer. With that available, one could license his VHDL code
if sent in compiled format.
Best Regards,
Ofer Hofman
Sital Technology
-------------------------------------------------
SITAL Technology
LEADING H D L SOLUTIONS
LEADING N E T W O R K SOLUTIONS
Mobile: +972-52-614373 mailto:ofer.h@sital.co.il
Voice : +972-4-6442071 FAX: +972-4-6442796
http://www.sital.co.il
-------------------------------------------------
Rain precipitation in Timrat
2000/1 439 mm
2001/2 672 mm
2002/3 752 mm
2003/4 002 mm
This archive was generated by hypermail 2b28 : Fri Oct 10 2003 - 08:16:55 PDT