[vhdl-200x] Requirements to do verification

All,
If we are to make VHDL a viable verification language,
what features do we require?

I am thinking the main ones are functional coverage,
randomization, data structures (ie: scoreboards,
memories, fifos, ...) and interfaces.

While I realize some have expressed concern about a language's
ability to be suited for both design (RTL and above) and
verification, I am not sure I agree. I think a frugal
implementation of all of the above is possible.

The more I work with VHDL the more I am impressed by the
capability.

Best,
Jim

-- 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Jim Lewis
Director of Training             mailto:Jim@SynthWorks.com
SynthWorks Design Inc.           http://www.SynthWorks.com
1-503-590-4787
Expert VHDL Training for Hardware Design and Verification
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.