[vhdl-200x] Fw: Electronic Design Processes Workshop - 2003

Subject: [vhdl-200x] Fw: Electronic Design Processes Workshop - 2003
From: Stephen Bailey (Stephen.Bailey@synopsys.com)
Date: Mon Feb 24 2003 - 19:35:12 PST

Electronic Design Processes WorkshopI apologize as some will see this as another form of SPAM. However, I am distributing this Workshop announcement as it may be of interest to some members of these two VHDL standards (VASG) email lists.

Re-distribution of industry-related workshop and conference announcements are the only email which is not directed related to the business of the VASG that is permitted to be distributed and only with the permission of the VASG chair (myself).

-Steve Bailey

----- Original Message -----
From: Steve Grout 352-683-3298
To: mj-sysops@eda.org
Sent: Monday, February 24, 2003 7:58 PM
Subject: Electronic Design Processes Workshop - 2003

Attention eda.org Majordomo Email list sysops:

Your assistance with circulating the below announcement
for the upcoming Electronics Design Process 2003 Workshop
would be greatly appreciated. The below URL includes the
final program and registration information.
Thanks much for your help,

--EDP-2003 Steering Committee

Please see below announcement and homepage for the
upcoming annual Electronics Design Process 2003 Workshop.


The Steering Committee notes that the Program for EDP-2003
has come together nicely, and believes the Workshop will
be an important event.

See the above URL for details.

Note also that, if you are going to attend the Workshop,
we would greatly welcome your volunteer help with putting
on the Workshop - Contact the Steering Committee at edps@eda.org.

--EDP-2003 Steering Committee
    Electronics Design Process Subcommittee
    IEEE Computer Society - Design Automation Technical Committee


Electronic Design Processes 2003
April 13-15, 2003, Monterey Beach Hotel, Monterey, CA


     The Electronic Design Processes (EDP) Workshop provides a forum for a cross-section of the design community to discuss state-of-the-art electronic design processes and CAD methodologies. As the requirements and complexities of electronic design increase, past ad hoc approaches to design processes are proving inadequate. The workshop focuses on the facilitation and improvement of the overall design process, rather than on the functions of the individual tools themselves. Topics include interactions among and between tools and designers, the infrastructures supporting these interactions, and the frameworks in which these interactions take place.

      PAPER SUBMISSION INSTRUCTIONS (deadline February 2003)
                  Steering Committee Juan-Antonio Carballo (IBM)
                  Aparna Dey (Synchronicity)
                  Steve Grout
                  Dwight Hill (Synopsys)
                  Andrew B. Kahng (UCSD)
                  Josť Augusto Lima (Univ. of Minho)
                  Stefanus Mantik (Cadence)
                  Gabe Moretti (EDTN)
                  Naresh Sehgal (Intel)
                  Gary Smith (Gartner/Dataquest)
                  General Chair Gary Smith, Gartner/Dataquest
                  Technical Program Chair Juan-Antonio Carballo, IBM Research
                  Publicity Chair Steve Grout


            Sponsored by

This archive was generated by hypermail 2b28 : Mon Feb 24 2003 - 19:39:53 PST