

# **Spice Interoperability with VHDL-AMS**

---

# Outline

- ❑ Problems and requirements
- ❑ VHDL-AMS models for Spice devices
- ❑ VHDL-AMS interface for tool-integrated components
- ❑ Conclusion and further direction

# Compatibility Problems

- ❑ Spice is not a single language but rather a family of related languages
  
- ❑ Modification of the language standard (Berkeley) and of the device parameters by many EDA vendors
  
- ❑ A great deal of incompatibility among the Spice language dialects
  - Names of built-in primitives (can) differ
  - Names of parameters (can) differ
  - Names of ports (can) differ
  
- ❑ Different Spice language dialects should be supported

# Some Requirements in Device Modeling

- ❑ Handling of model parameters
  - Defined on a .model card in Spice
  
- ❑ Model initialization
  - Parameter defaulting and range checking
  
- ❑ Handling of instance parameters
  - Defined on device instance
  
- ❑ Instance initialization
  - Parameter defaulting and range checking
  
- ❑ Interaction with Simulator Variables/Algorithms

# Special Problems

- ❑ VHDL-AMS models for Spice devices (primitives)
  
- ❑ VHDL-AMS interface for tool-integrated
  - Spice subcircuits
  - Spice primitives
  
- ❑ Identification of terminals (nodes) of VHDL-AMS and Spice models
  
- ❑ Handling of tool-integrated models in other languages

## Library SPICE2VHD

### Entities

<b>BJT</b>	Spice Bipolar Junction Transistors (NPN/PNP)
<b>BJT_TH</b>	Spice Bipolar Junction Transistors with thermal terminal (NPN/PNP)
<b>CAPACITOR</b>	Spice Capacitor Model
<b>CSW</b>	Spice-like Current Controlled Switch Model
<b>DIODE</b>	Spice Junction Diode (D)
<b>DIODE_TH</b>	Spice Junction Diodes with thermal terminal (D)
<b>IDC</b>	Spice Constant Current Source
<b>IEXP</b>	Spice Exponential Current Source
<b>INDUCTOR</b>	Spice Inductor Model
<b>IPULSE</b>	Spice Pulse Current Source
<b>IPWL</b>	Spice Piece-Wise Linear Current Source
<b>ISFFM</b>	Spice Single-Frequency FM Current Source
<b>ISINE</b>	Spice Sinussoidal Current Source
<b>JFET</b>	Spice Junction Field-Effect Transistors (NJF/PJF)
<b>JFET_TH</b>	Spice Junction Field-Effect Transistors (NJF/PJF) with thermal terminal
<b>MOSFET</b>	Spice MOSFETs (NMOS/PMOS)
<b>MOSFET_TH</b>	Spice MOSFETs (NMOS/PMOS) with thermal terminal
<b>MUTUAL_INDUCTANCE</b>	Spice-like Two Coupled (Mutual) Inductors
<b>RESISTOR</b>	Spice Resistor Model
<b>SEMICONDUCTOR_CAPACITOR</b>	Spice Semiconductor Capacitor Model
<b>SEMICONDUCTOR_RESISTOR</b>	Spice Semiconductor Resistor Model
<b>SEMICONDUCTOR_RESISTOR_TH</b>	Spice Semiconductor Resistor Model with thermal terminal
<b>SW</b>	Spice Voltage Controlled Switch Model
<b>TLINE</b>	Spice Lossless Transmission Line
<b>VGCS</b>	Spice Linear Voltage Controlled Current Source
<b>VCVS</b>	Spice Linear Voltage Controlled Voltage Source
<b>VDC</b>	Spice Constant Voltage Source
<b>VEXP</b>	Spice Exponential Voltage Source
<b>VPULSE</b>	Spice Pulse Voltage Source
<b>VPWL</b>	Spice Piece-Wise Linear Voltage Source
<b>VSFFM</b>	Spice Single-Frequency FM Voltage Source
<b>VSINE</b>	Spice Sinussoidal Voltage Source

Package SPICE\_PARAMETERS  
with functions for


- Model initialization and range checking
- Parameter defaulting and

Spice-like models in VHDL-AMS

- Parameter defaulting
- Port names
- Identifiers in accordance with Spice3F5
- Currently only Level 1 models

Available: <http://fat-ak30.eas.iis.fraunhofer.de/vdlibs/doc> 

## Example



### Spice netlist

```
.MODEL VERTNPN NPN BF=80 IS=1E-18 RB=100 VAF=50  
+ CJB=3PF CJC=2PF CJS=2PF TF=0.3NS TR=6NS
```

```
.SUBCKT diffPair c1 b1 e c2 b2  
Q1 c1 b1 e vertNPN  
Q2 c2 b2 e vertNPN  
.ENDS
```

## ... cont'd Example – VHDL-AMS (1)

```
library IEEE, SPICE2VHD;  
use IEEE.ELECTRICAL_SYSTEMS.all;  
use SPICE2VHD.SPICE_PARAMETERS.all;  
  
entity diffPair is  
    port (  
        terminal C1, B1, E, C2, B2 : ELECTRICAL  
    );  
end entity diffPair;
```



## ... cont'd Example - VHDL-AMS (2)

architecture a0 of diffPair is

```
constant vertNPN : BJT_DATA := SET_BJT_DATA (  
    MODEL => NPN,      BF      => 80.0,  
    ISS   => 1.0E-18,  RB      => 100.0,  
    VAF   => 50.0,    CJE     => 3.0E-12,  
    CJC   => 2.0E-12, CJS     => 2.0E-12,  
    TF    => 0.3E-9,  TR      => 6.0E-9);
```

begin

```
Q1: entity BJT(SPICE)  
    generic map (vertNPN)  
    port map    (c1, b1, e);  
Q2: entity BJT(SPICE)  
    generic map (MDATA => vertNPN)  
    port map    (NC => c2, NB => b2,  
                NE => e);
```

end architecture a0;

## Package SPICE\_PARAMETERS (1)

- ❑ Types for declaration of constants with model card data
  - RESISTOR\_DATA
  - DIODE\_DATA
  - BJT\_DATA
  - ...
  
- ❑ Functions to initialize constants with model data
  - SET\_RESISTOR\_DATA
  - SET\_DIODE\_DATA
  - SET\_BJT\_DATA
  - ...

## Package SPICE\_PARAMETERS (2)

```
type MODEL_TYPE is (  
    UNDEF,      -- model type is not defined  
    R,          -- semiconductor resistor model  
    C,          -- semiconductor capacitor model  
    SW,        -- voltage controlled switch  
    CSW,       -- current controlled switch  
    URC,       -- uniform distributed rc model  
    LTRA,     -- lossy transmission line model  
    D,         -- diode model  
    NPN,      -- npn BJT model  
    PNP,      -- pnp BJT model  
    NJF,     -- n-channel JFET model  
    PJF,     -- p-channel JFET model  
    NMOS,   -- n-channel MOSFET model  
    PMOS,   -- p-channel MOSFET model  
    NMF,    -- n-channel MESFET model  
    PMF     -- p-channel MESFET model  
);
```



**.model** vertnpn NPN ...

Type declaration  
corresponds to  
different .model cards

# Package SPICE\_PARAMETERS (3)

```
type BJT_DATA is array (NATURAL) of REAL;  -- implementation dependent

function SET_BJT_DATA (
    constant MODEL    : MODEL_TYPE;           -- type of BJT (NPN|PNP)
    constant ISS      : REAL := 1.0E-16;     -- saturation current (in A)
    constant BF       : REAL := 100.0;       -- ideal maximum forward BETA
    constant NF       : REAL := 1.0;         -- forward current emission coeff.
    constant VAF      : REAL := REAL'HIGH;   -- forward Early voltage (in V)
    ...
) return BJT_DATA;
```

Initialization of VHDL-AMS models w.r.t. Spice3f5

# Declaration of an entity Declaration

```
entity BJT is

    generic ( MDATA   : BJT_DATA ;
              AREA    : REAL := 1.0;
              START   : START_TYPE := UNDEF;
              IC_VBE  : REAL := REAL'LOW;
              IC_VCE  : REAL := REAL'LOW;
              TEMP    : REAL := SPICE_TEMPERATURE );

    port(      terminal NC : ELECTRICAL;
            terminal NB : ELECTRICAL;
            terminal NE : ELECTRICAL );

    begin

        assert AREA >= 1.0
        report "AREA >= 1.0 required." severity error;

        assert START = UNDEF or START = IC_OFF
        report "START must be UNDEF or IC_OFF" severity error;

end entity BJT;
```

Handling of optional terminals not quite clear  
(see bulk connection)

# Special Arrangements

- ❑ No access to simulator variables/algorithms
  - TSTEP                   => 0.0 or 1.0E-15
  - TSTOP                   => REAL'HIGH
  - 1/TSTOP               => 0.0
  - Infinite               => REAL'HIGH
  - TEMP                   => AMBIENT\_TEMPERATURE from  
Package MATERIAL\_CONSTANTS
  
- ❑ Handling of model and instance parameter
  - Default value           => can be overwritten
  - No default value       => value assignment required
  - Detect specification   => default to UNDEF  
(REAL'LOW if parameter is REAL)

## Spice Models in SPICE2VHD

- ❑ Basic elements
  - RESISTOR, SEMICONDUCTOR\_RESISTOR
  - CAPACITOR, INDUCTOR
- ❑ Controlled sources and lossless line
  - VCVS, VCCS, TLINE
- ❑ Independent voltage sources
  - VDC, VEXP, VPULSE, VPWL, VSINE, VSFFM
- ❑ Independent current sources
  - IDC, IEXP, IPULSE, IPWL, ISINE, ISFFM
- ❑ Device models
  - DIODE, BJT, MOSFET

## Parameterized Models in SPICE2VHD\_DEVICES

```
entity BJT_NPN is
```

```
  generic (
    AREA : REAL := 1.0;
    START : START_TYPE := UNDEF;
    IC_VBE : REAL := REAL'LOW;
    IC_VCE : REAL := REAL'LOW;
    TEMP : REAL := SPICE_TEMPERATURE );
```

```
  port (
    terminal NC : ELECTRICAL;
    terminal NB : ELECTRICAL;
    terminal NE : ELECTRICAL );
```

```
end entity BJT_NPN;
```

```
architecture QNL of BJT_NPN is
```

```
  constant MODEL_CARD: BJT_DATA:= SET_BJT_DATA(
    MODEL => NPN,
    BF => 80.0,
    RB => 100.0,
    TF => 0.3E-9,
    TR => 6.0E-9,
    CJE => 3.0E-12,
    CJC => 2.0E-12
```

```
);
```

```
begin
```

```
  T1: entity SPICE2VHD.BJT(SPICE)
    generic map ( MDATA => MODEL_CARD,
      AREA => AREA,
      START => START,
      IC_VBE => IC_VBE,
      IC_VCE => IC_VCE,
      TEMP => TEMP)
    port map ( NC => NC,
      NB => NB,
      NE => NE);
```

```
end architecture QNL;
```

Entity identifier informs about primitive

Architecture identifier informs about used model card

See: <http://fat-ak30.eas.iis.fraunhofer.de/vdalibs/doc>





# Interface to Spice Subcircuits

- ❑ Different solutions to instantiate Spice subcircuits from VHDL-AMS simulators
  
- ❑ Difficulties to exchange models
  
- ❑ What is needed
  - Standard how to „instantiate“ Spice subcircuits
  - Two problems
    - Declaration of the interface in VHDL-AMS
    - Mapping between Spice interface terminals and parameters and VHDL-AMS terminal ports and generic parameters resp.

# Interface to Spice Primitives

- ❑ As known, no solution to instantiate Spice primitives in VHDL-AMS simulators
- ❑ „Work arounds“ using „subcircuit wrappers for primitives“
- ❑ Difficulties to exchange models
- ❑ What is needed
  - Standard how to „instantiate“ Spice primitives
  - Problems
    - Declaration of the interface in VHDL-AMS
    - Mapping between Spice interface terminals and parameters and VHDL-AMS terminal ports and generic parameters resp.
    - Handling of .modelcards

# Global nodes

- ❑ Global nodes can be declared in VHDL-AMS in a package
- ❑ Example

```
package GLOBAL_NODES is  
    terminal VDD : ELECTRICAL;  
    terminal VSS : ELECTRICAL;  
end package GLOBAL_NODES;
```

- ❑ Different solutions to map Spice (global) nodes to nodes in VHDL-AMS depending on the simulator
- ❑ Problem:
  - Mapping between Spice and VHDL-AMS nodes

---

# Conclusion and Further Directions

- No standard activities to „create“ VHDL-AMS models for Spice elements – if necessary extend SPICE2VHD
- Check whether
  - Standardization of a VHDL-AMS interface to Spice subcircuits and primitives is useful
  - Users are interested in it
  - EDA vendors are willing to support it
  - Other languages (Spectre, Verilog-A) should be handled in the same way
- If yes
  - Collect requirements
  - Go for same user interface in different tools
  - Avoid restrictions to vendors' implementations