

January 12, 2005

Dear Colleague:

Following are the logistics and agenda of our next SystemVerilog work group F2F meeting.

**Date:**

Wednesday January 26, 2005 10:30-17:00 Japan (Tokyo) time zone (GMT +09:00)

**The meeting will be held at:**

Board Room, 5th Floor, Cadence Japan (at Shin-Yokohama)  
Exact location and map will be sent later

**Dial-In Instructions:**

Dial In: 888-742-8686

Int'l Dial In: 303-928-2600

Conference ID: 8009932

Dennis Brophy has also setup a **WebEx** invitation to the group, in order to enable follow-up on any presentations being done at the meeting by those who cannot attend in person.

To attend this meeting, you must first register for it. Please click the following link to see more information about and register for this meeting. Once you have registered for the meeting, you will receive an email message confirming your registration. This message will provide the information that you need to join the meeting.

<<https://mentor.webex.com/mentor/j.php?ED=82371927&RG=1>>

The chair of the meeting is:

Johny Srouji  
Intel Corporation  
P.O. Box 1659  
Haifa 31015  
Israel  
tel: +972-4-865-5265  
mobile: +972-547-885265  
fax: +972-4-865-5999  
email: johny.srouji@intel.com

## Agenda

- 1) Call to order - Introductions & Affiliations
- 2) Approve agenda
- 3) Call for Patents
- 4) Approval of December 15, 2004 meeting minutes. Unapproved minutes were submitted by Dennis Brophy.
- 5) Approval of January 05, 2005 tele-call meeting minutes. Unapproved minutes were submitted by Dennis Brophy.
- 6) Action Items Review and Follow-up – An updated Action items list will be published next week
- 7) Status Update on members and status – Dennis Brophy
  - a. Membership status
  - b. Attendance record
  - c. Assessment payment status
- 8) P1800 Financial report update (Victor Berman / Oz Levia) and Status of Payment to IEEE (Noelle Humenick)
- 9) Status Update on 1364 Errata and Encryption sub-groups - Tom Fitzpatrick / Neil Korpusik
- 10) Status Update from SystemVerilog technical committees and Champions sub-group – Karen Pieper
- 11) Status Update of IEEE SystemVerilog LRM and Issues which were incorporated into Draft3.0 – Stu Sutherland / Karen Pieper
  - a. Ratification of issues that are in the pipe
- 12) Review Ballot status in terms of: SystemVerilog and Verilog Drafts; invitations for ballot; processes; required preparations and more – Johnny Srouji
  - a. Also, discuss technical committees work continuation and role during the ballot period
- 13) Review, Modification & Tracking of P1800 WG schedule – Johnny Srouji / Noelle Humenick
- 14) New business
- 15) Next meeting (announce date, time, and location, if known)
- 16) Adjournment

Sincerely,

Johnny Srouji, P1800 Work Group Chair