

December 1, 2004

Dear Colleague:

Following are the logistics and agenda of our next SystemVerilog work group F2F meeting.

Date:

Wednesday, December 15 2004, 9:00 am – 5:00 pm US Pacific Time

The meeting will be held at:

Mentor Graphics

Wilsonville, Oregon USA

→ Dennis will send exact address, directions and recommended hotels list.

We will also have a **bridge number** which will be sent by Dennis on a separate note.

Dennis Brophy has also setup a **WebEx** invitation to the group, in order to enable follow-up on any presentations being done at the meeting by those who cannot attend in person. Instructions and a URL will be sent prior to the meeting.

The chair of the meeting is:

Johny Srouji

Intel Corporation

P.O. Box 1659

Haifa 31015

Israel

tel: +972-4-865-5265

mobile: +972-547-885265

fax: +972-4-865-5999

email: johny.srouji@intel.com

Agenda

- 1) Call to order - Introductions & Affiliations
- 2) Approve agenda
- 3) Call for Patents
- 4) Approval of 22 November 2004 meeting minutes (Unapproved minutes are attached to this note)
- 5) Action Items Review and Follow-up (Action items are attached to this note)
- 6) Discussion and Review of the Patents form and outcome of PatCom meeting on December 6 - Noelle Humenick
- 7) Status checkup on returned forms by WG members - Johnny Srouji
- 8) P1800 Financial report update – Victor Berman / Oz Levia / Noelle Humenick
- 9) Status Update on members fees collection and next payments for IEEE-SA – Dennis Brophy
- 10) Status Update on 1364 Errata – open issues; approved and pending WG ratification - Tom Fitzpatrick / Neil Korpusik
- 11) Status Update of IEEE SystemVerilog LRM and Issues which were incorporated into Draft2.0 – Stu Sutherland / Karen Pieper
- 12) Status Updates from SystemVerilog technical committees and Champions sub-group – Karen Pieper
- 13) Present recently passed issues by SystemVerilog technical committees - Karen Pieper
 - a. Technical Update on Data Types resolution
 - b. Finalize resolution on issue #50 (Change DPI SystemVerilog representation to match PLI/VPI representation)
- 14) Review and Ratification of all recently passed issues which were passed by SystemVerilog technical committees
- 15) Review, Modification & Tracking of P1800 WG schedule – Johnny Srouji / Noelle Humenick
 - a. Status Update on 1364 Verilog draft milestones insertion under P1800 WG schedule – Tom Fitzpatrick / Neil Korpusik
- 16) New business
- 17) Next meeting (announce date, time, and location, if known)
- 18) Adjournment

Sincerely,

Johnny Srouji, P1800 Work Group Chair