Dennis,
Please note that item 6 in the minutes contains some first person
references. This should be avoided in the future.
Thanks and regards,
Shalom
On Tue, 12 Oct 2004, Brophy, Dennis wrote:
> All,
>
> The approved minutes from the 14 September 2004 IEEE P1800
> SystemVerilog Working Group meeting can be found at
> http://www.eda-twiki.org/sv-ieee1800/Meetings/2004/September/9-14-04MeetingMin
> utesApproved.pdf
> <http://www.eda-twiki.org/sv-ieee1800/Meetings/2004/September/9-14-04MeetingMi
> nutesApproved.pdf> .
>
> Regards,
>
> Dennis
>
-- Shalom Bresticker Shalom.Bresticker @freescale.com Design & Verification Methodology Tel: +972 9 9522268 Freescale Semiconductor Israel, Ltd. Fax: +972 9 9522890 POB 2208, Herzlia 46120, ISRAEL Cell: +972 50 5441478 [ ]Freescale Internal Use Only [ ]Freescale Confidential ProprietaryReceived on Tue Oct 12 09:09:39 2004
This archive was generated by hypermail 2.1.8 : Tue Oct 12 2004 - 09:09:44 PDT