

Operating Guidelines for the SV-AC, SV-BC, SV-CC, and SV-EC Committees

Definitions

- A. The “ratified” standard is the most recently ratified version of the standard. In this case the SystemVerilog 3.1a standard
- B. The “new” standard is the one currently under development

Committee Mission

- A. Address remaining errata issues from the ratified SystemVerilog LRM
- B. Address issues exposed in the ratified SystemVerilog standard through implementation or usage in designs
- C. Each committee has a separate specific mission:
 - 1. SV-AC:
Address issues in the System Verilog language for assertion support
 - 2. SV-BC:
Address design modeling issues to solidify System Verilog as RTL design language
 - 3. SV-CC:
Address issues in the C interfaces (API) for the System Verilog language
 - 4. SV-EC:
Address issues in the System Verilog language for testbench support

Goals/Objectives

- A. Address errata submitted by the appropriate deadline according to the defined process
- B. Any modifications of the SystemVerilog language must be consistent with the ratified SystemVerilog LRM (correcting errors is acceptable)
- C. All errata must be in either the SystemVerilog database or the 1364 database. No errata should be open in both databases.
- D. A list of high-priority errata shall be maintained. It is not required that the high-priority errata be resolved before a given release of the LRM.
- E. Be complete with Errata proposals by December 1, 2004

Officers

- A. Each committee shall have a Chair and a Co-Chair
- B. If an office becomes vacant due to resignation, removal, or for another reason, an election for a provisional appointment shall be made by the committee (see the voting rules below)

- C. The P1800 shall review and ratify any changes in Officer positions

Process

- A. Request all errata we commit to consider in this release by a specified date (see milestones) [Errata filed after this date may be considered as time and priorities allow]
- B. Review all appropriate errata, proposals, and/or donations and provide change information to incorporate them into the LRM
- C. All work will be voted on as per the voting guidelines
- D. Each committee's web site and the SystemVerilog Problem Reporting Database will be the primary repositories for all work and communication

Donation/Proposals

There will be no enhancement proposals accepted by the Errata Committee or sub-committees.

Errata

All changes to the existing LRM to fix errors, refine concepts, or clarify descriptions will be handled as errata. All errata will be created using the SystemVerilog Problem Reporting Database. The committee will:

- A. review all issues submitted by the submission freeze date
- B. review issues submitted after the freeze date as time and priorities allow
- C. resolve them as appropriate
- D. generate change notices for all changes
- E. notify submitter of the resolution

This will require each errata to include the following information:

- A. Problem description
- B. Example of problem
- C. Submitter's name
- D. Submitter's email
- E. Section(s) of LRM related to issue

The appropriate SystemVerilog champion (as defined by the SV Errata chair) must participate in discussions of technical proposals to change LRM content. The role of the champion is to be aware of issues that cross committees, and to communicate those issues appropriately to ensure that any changes made are consistent across the LRM.

Voting Structure

Voting is used to resolve issues in a number of areas; process, technical discussions, acceptance and approval of submissions, resolution of errata, etc. All voting is done as individuals.

Voting Rules

A. Attendance

- a. Membership and voting privileges shall be granted automatically during the first three initial meetings of the working group to those individuals attending any of the first three initial WG meetings. Thereafter, membership and voting privileges shall be granted to an individual after he/she attends two consecutive meetings of the WG.
- b. Attendance is recorded for members who attend at least 50% of a meeting's duration. Attendance at a meeting via teleconferencing and/or electronic means, e.g., Internet conferencing, shall also be permitted.
- c. After the three initial meetings of the committee, a member must attend two out of the last three regularly scheduled meetings to remain a voting member of the working group. A member will also lose its membership if the member does not participate in 80% of the letter or electronic ballots conducted by the working group in the last three months.

B. Committee Vote

- a. All votes require majority of the eligible votes attending the meeting to pass. A quorum of 50% of the eligible individuals must be present for individual votes.
- b. The Chair of the committee is not eligible to vote on individual votes unless there is a tie in which case the chair's vote is used to break the tie. Co-chair can vote as an individual except in the case where the co-chair is acting as the chair due to the chair not being present.

C. Email vote

- a. A email vote can be called by the chair/co-chair
- b. The period for response will be one week (can be adjusted by agreement before the vote to a different period within committee)
- c. Any negative vote will force the issue to be discussed and voted on at a committee meeting. A negative vote must be accompanied with a clear description of the reasoning behind it; if it is not, the negative vote will be invalid
- d. If there are no negative votes and half of the eligible voters respond with an accept vote then the motion will be passed (the Chair of the committee is not eligible to vote on email votes)
- e. The purpose of this is to pass items that are non-controversial and to reduce the time required to handle them in meetings

Milestones

- D. September 1, 2004 – Closure of list of all errata guaranteed to be considered

- E. September 12, 2004 – Prioritized errata list to be presented to the P1800
- F. December 1, 2004 – Closure of Errata proposal list to be forwarded to the P1800

Deliverables

Errata and corrections for the next SystemVerilog LRM