


Rationale

The goal of the global clocking concept proposed here is to provide a definition of the primary clock synchronizing transitions in formal models.

DUT for formal verification purposes are usually considered as a set of states and transitions between the states. In RTL-level models verification the transitions are synchronous, i.e., at each step one and only one transition (possibly idle) is taken. This sequence of steps defines the primary clock in a natural way, s.t. all system transitions are synchronized by it. The primary clock is fair, i.e., it never stops ticking. In the metalanguage describing the formal semantics of SystemVerilog (see Annex F), the primary clock is denoted as @1, but this notation cannot be used in the language itself, since the event @1 ever happens. To be able to specify the primary clock in the language, a special notation is needed, and it is suggested to call it \$global_clock in this proposal.


Formal verification of assertions controlled by primary clock is more efficient then the verification of assertions controlled by any other clock. Compare the failure automata generated for the following two assertions:

always p1: assert property (@\$global_clock a |=> b);



and

always p2: assert property (@(posedge clk) a |=> b);



The first automaton is simpler: it does not have clocking conditions along its edges, and it does not have an extra idle edge for awaiting the clock. (Of course, these assertions are not equivalent, but often for practical needs either of them is acceptable.)

The notion of the primary clock allows specifying the next value of a variable – the value of the variable assigned at the end of a given transition: this value is set at the next tick of the primary clock `$future_gclk(v)` (this function is not part of this proposal and is referenced here for illustration purposes only). Using primary clock and next value functions is very natural for specifying stability properties. Consider the assertion saying that some signal `sig` should be always stable. The natural way to write this assertion is:

```
always assert property(@$global_clock sig == $future_gclk(sig));
```

Without the notion of global clock this assertion has to be rewritten as:

```
always assert property(@clk ##1 sig == $past(sig));
```

which has the following drawbacks (I intentionally use `$past` and not `$stable` here to avoid a discussion about future stability functions):

1. Most users will write the above assertion as `always assert property(@clk sig == $past(sig));` without skipping the initial phase, and thus will check that `sig` is always 0 (if `sig` has a two-value type), instead of the intended assertion.
2. The automaton of the second assertion is more expensive than that one of the first assertion since it contains more states.
3. The first assertion is more robust since it doesn't need to be changed when a faster clock is introduced in the design.

(Again, as in the previous example, these assertions are not equivalent, but often for practical needs either of them is acceptable.)

To be able to use primary clock in simulation, there is a need to associate a real clocking event with it. Therefore the global clocking construct is suggested. Nevertheless there is no obligation that all property clocks are synchronized with the global clock in simulation – this is a pure methodology or tool implementation issue.

Thus the introduction of global clocking and \$global_clock constructs is backward compatible and introduces no penalty in simulation.

14.3 Clocking block declaration

REPLACE

```
clocking_declaration ::=
    [ default ] clocking [ clocking_identifier ] clocking_event ;
    { clocking_item }
    endclocking [ : clocking_identifier ]
```

WITH

```
clocking_declaration ::=
    [ default ] clocking [ clocking_identifier ] clocking_event ;
    { clocking_item }
    endclocking [ : clocking_identifier ]
    | global clocking [ clocking_identifier ] clocking_event ; endclocking [ : clocking_identifier ]
```

14.13 Global clocking

Note to editor: Shift the numeration of the following sections accordingly.

One clocking block can be specified as the *global clocking* for the design.

The syntax for the global clocking specification statement is as follows:

```
clocking_declaration ::=
    ...
    | global clocking [clocking_identifier ] clocking_event ; endclocking [ : clocking_identifier ]
```

Only one global clocking may be specified anywhere in the design (i.e., global clocking must have at most one definition on the entire model after elaboration). It shall be an error if there is more than one such specification of global clocking.

The system function \$global_clock returns the event expression specified in the global clocking statement. The function has no arguments. It shall be a compiler error to invoke \$global_clock function when no global clocking has been defined.

The main purpose of the global clocking is to specify which clocking events correspond to the primary clock used in formal verification.

Example: Declaring a global clocking

```
module top ;
    logic clk1, clk2;
    global clocking sys @(clk1 or clk2); endclocking
    // ...
```

```
endmodule
```

In this example a global clocking event `sys` is defined as a change of one of two clocks `clk1` and `clk2`. The global clocking name `sys` is optional, since it may be referred to as `$global_clock` from anywhere in the design.

The global clock does not need to be a real signal in the design, but rather an event.

16.4 Concurrent assertions overview

REPLACE

The clock expression that controls evaluation of a sequence can be more complex than just a single signal name. Expressions such as `(clk && gating_signal)` and `(clk iff gating_signal)` can be used to represent a gated clock. Other more complex expressions are possible. However, in order to ensure proper behavior of the system and conform as closely as possible to truly cycle-based semantics, the signals in a clock expression must be glitch-free and should only transition once at any simulation time.

WITH

The clock expression that controls evaluation of a sequence can be more complex than just a single signal name. Expressions such as `(clk && gating_signal)` and `(clk iff gating_signal)` can be used to represent a gated clock. Other more complex expressions are possible. However, in order to ensure proper behavior of the system and conform as closely as possible to truly cycle-based semantics, the signals in a clock expression must be glitch-free and should only transition once at any simulation time.

If an assertion is controlled by `$global_clock` (see [Note to editor: insert a reference to Global clocking subclause here](#)) then in simulation `$global_clock` is replaced by the clocking event defined in the **global clocking** statement. In formal verification the `$global_clock` is considered to be a primary system clock (see F.3.1). Thus, in the following example

```
global clocking @clk; endclocking
```

```
...
```

```
assert property (@$global_clock a);
```

the assertion states that `a` remains true at each tick of the global clock. In simulation, this assertion is equivalent to

```
assert property (@clk a);
```

21.13 `begin_keywords, `end_keywords

REPLACE

```
keywords_directive ::= `begin_keywords "version_specifier"
```

```
version_specifier ::=  
    1800-2005  
    | 1364-2005  
    | 1364-2001
```

```
| 1364-2001-noconfig
| 1364-1995
endkeywords_directive ::= `end_keywords
```

Syntax 21-10—Syntax for begin keywords and end keywords compiler directives (not in Annex A)

WITH

```
keywords_directive ::= `begin_keywords "version_specifier"

version_specifier ::=
    1800-2008
    1800-2005
    | 1364-2005
    | 1364-2001
    | 1364-2001-noconfig
    | 1364-1995
endkeywords_directive ::= `end_keywords
```

Syntax 21-10—Syntax for begin keywords and end keywords compiler directives (not in Annex A)

ADD before 21.13.2 1800-2005 keywords

Note to editor: change the numeration of the subsequent clauses accordingly.

21.13.2 1800-2008 keywords

The *version_specifier* "1800-2008" specifies that only the identifiers listed as reserved keywords in the IEEE Std 1800-2005 are considered to be reserved words. These identifiers are listed in [Table 21-13](#). The ``begin_keywords` and ``end_keywords` directives only specify the set of identifiers that are reserved as keywords. The directives do not affect the semantics, tokens, and other aspects of the SystemVerilog language.

Table 21-13—IEEE Std 1800-2005 reserved keywords


Note to editor: change the numeration of the subsequent tables accordingly.

global


36.4 Module

Note to editor: in the diagram

REPLACE




WITH




36.5 Interface

Note to editor: in the diagram

REPLACE




WITH




36.8 Program

Note to editor: in the diagram

REPLACE



WITH



A.6.11 Clocking block

REPLACE

```
clocking_declaration ::=  
    [ default ] clocking [ clocking_identifier ] clocking_event ;  
    { clocking_item  
    endclocking [ : clocking_identifier ]
```

WITH

```
clocking_declaration ::=  
    [ default ] clocking [ clocking_identifier ] clocking_event ;  
    { clocking_item  
    endclocking [ : clocking_identifier ]  
    | global clocking [ clocking_identifier ] clocking_event ; endclocking [ : clocking_identifier ]
```

Annex B

Keywords

Note to editor: Insert a new keyword `global` into Table B1 (Reserved keywords).

F.3.1 Rewrite rules for clocks

REPLACE

The semantics of clocked sequences and properties is defined in terms of the semantics of unlocked sequences and properties. The following rewrite rules define the transformation of a clocked sequence or property into an unlocked version that is equivalent for the purposes of defining the satisfaction relation. In this transformation, it is required that the conditions in event controls not be dependent upon any local variables.

$\text{---} @ (c) b \longmapsto (!c [*0:\$] \#\#1 c \& b) .$
 $\text{---} @ (c) (1, v = e) \longmapsto (@ (c) 1 \#\#0 (1, v = e)) .$
 $\text{---} @ (c) (P) \longmapsto (@ (c) P) .$
 $\text{---} @ (c) (R1 \#\#1 R2) \longmapsto (@ (c) R1 \#\#1 @ (c) R2) .$
 $\text{---} @ (c) (R1 \#\#0 R2) \longmapsto (@ (c) R1 \#\#0 @ (c) R2) .$
 $\text{---} @ (c) (R1 \text{ or } R2) \longmapsto (@ (c) R1 \text{ or } @ (c) R2) .$
 $\text{---} @ (c) (R1 \text{ intersect } R2) \longmapsto (@ (c) R1 \text{ intersect } @ (c) R2) .$
 $\text{---} @ (c) \text{ first_match } (R) \longmapsto \text{ first_match } (@ (c) R) .$
 $\text{---} @ (c) R [*0] \longmapsto (@ (c) R) [*0] .$
 $\text{---} @ (c) R [*1:\$] \longmapsto (@ (c) R) [*1:\$] .$
 $\text{---} @ (c) \text{ disable iff } (b) \longmapsto P \text{ disable iff } (b) @ (c) P .$
 $\text{---} @ (c) \text{ not } P \longmapsto \text{ not } @ (c) P .$
 $\text{---} @ (c) (R \mid \rightarrow P) \longmapsto (@ (c) R \mid \rightarrow @ (c) P) .$
 $\text{---} @ (c) (P1 \text{ or } P2) \longmapsto (@ (c) P1 \text{ or } @ (c) P2) .$
 $\text{---} @ (c) (P1 \text{ and } P2) \longmapsto (@ (c) P1 \text{ and } @ (c) P2) .$

WITH

The semantics of clocked sequences and properties is defined in terms of the semantics of unlocked sequences and properties. The following rewrite rules define the transformation of a clocked sequence or property into an unlocked version that is equivalent for the purposes of defining the satisfaction relation. In this transformation, it is required that the conditions in event controls not be dependent upon any local variables.

$\text{---} @ (\$global_clock) b \longmapsto (b) .$
 $\text{---} @ (c) b \longmapsto (!c [*0:\$] \#\#1 c \& b) \text{ for } c \neq \$global_clock .$
 $\text{---} @ (c) (1, v = e) \longmapsto (@ (c) 1 \#\#0 (1, v = e)) .$
 $\text{---} @ (c) (P) \longmapsto (@ (c) P) .$
 $\text{---} @ (c) (R1 \#\#1 R2) \longmapsto (@ (c) R1 \#\#1 @ (c) R2) .$
 $\text{---} @ (c) (R1 \#\#0 R2) \longmapsto (@ (c) R1 \#\#0 @ (c) R2) .$
 $\text{---} @ (c) (R1 \text{ or } R2) \longmapsto (@ (c) R1 \text{ or } @ (c) R2) .$
 $\text{---} @ (c) (R1 \text{ intersect } R2) \longmapsto (@ (c) R1 \text{ intersect } @ (c) R2) .$
 $\text{---} @ (c) \text{ first_match } (R) \longmapsto \text{ first_match } (@ (c) R) .$
 $\text{---} @ (c) R [*0] \longmapsto (@ (c) R) [*0] .$
 $\text{---} @ (c) R [*1:\$] \longmapsto (@ (c) R) [*1:\$] .$
 $\text{---} @ (c) \text{ disable iff } (b) P \longmapsto \text{ disable iff } (b) @ (c) P .$
 $\text{---} @ (c) \text{ not } P \text{ not } \longmapsto @ (c) P .$
 $\text{---} @ (c) (R \mid \rightarrow P) \longmapsto (@ (c) R \mid \rightarrow @ (c) P) .$
 $\text{---} @ (c) (P1 \text{ or } P2) \longmapsto (@ (c) P1 \text{ or } @ (c) P2) .$
 $\text{---} @ (c) (P1 \text{ and } P2) \longmapsto (@ (c) P1 \text{ and } @ (c) P2) .$

Remarks: The rewriting rule $@ (\$global_clock) b \longmapsto (b)$ is applicable in formal verification only. In simulation the global clock shall be substituted by the real event as defined in the **global clocking** statement, and the rewriting rule $@ (c) b \longmapsto (!c [*0:\$] \#\#1 c \& b)$ shall be applied for any clock.

M.2 Source code

REPLACE

```
#define vpiInputSkew 706  
#define vpiOutputSkew 707  
#define vpiDefaultClocking 709
```

WITH

```
#define vpiInputSkew 706  
#define vpiOutputSkew 707  
#define vpiGlobalClocking editor to fill  
#define vpiDefaultClocking 709
```