John,
So where do we go from here, and which committee should address this?
I guess that we need a Mantis and a priority.
Ben Cohen
systemverilog.us
On Thu, May 27, 2010 at 10:02 AM, John Michael Williams <john@svtii.com>wrote:
> Hi Srini.
>
> In verilog, a count could be implemented by using a
> timing-check notifier.
>
> Perhaps a predefined class method could be implemented
> to toggle a reg and thus tie the C++ to the Verilog sides
> of SV?
>
>
> On 05/26/2010 10:24 PM, Srinivasan Venkataramanan wrote:
>
>> Hello all,
>> Somewhat related enhancement - is there now a simple mechanism to
>> communicate SVA errors back to a class based SV-TB env (say VMM/OVM/UVM
>> etc.)? This has been a real pain for users and a unified language must
>> provide it inside the language itself. Sure there are work-arounds, but I
>> sincerely believe this is needed in the language. At the minimum can we
>> have
>> an error-count to indicate that a SVA error has occurred during the
>> simulation so that in a final block or so one can use it to flag the test
>> as
>> PASS/FAIL?
>>
>> Sorry if this has already been discussed another Mantis - kindly point me
>> to
>> the same.
>>
>> Thanks
>> Srini
>> www.cvcblr.com
>>
>>
> --
> John Michael Williams
> Senior Adjunct Faculty
> Silicon Valley Technical Institute
>
> --
> This message has been scanned for viruses and
> dangerous content by MailScanner, and is
> believed to be clean.
>
>
-- This message has been scanned for viruses and dangerous content by MailScanner, and is believed to be clean.Received on Thu May 27 10:35:47 2010
This archive was generated by hypermail 2.1.8 : Thu May 27 2010 - 10:35:52 PDT