[sv-ac] Fwd: Assertions System Function request for next SV Standard

Slides link:
http://www.eda-twiki.org/sv-ieee1800/Meetings/2010/February/Presentations/Cliff%20Cummings%20Presentation.pdf

>Date: Sun, 11 Apr 2010 22:57:43 -0700
>To: sv-ac@eda.org
>From: "Clifford E. Cummings" <cliffc@sunburst-design.com>
>Subject: Assertions System Function request for next SV Standard
>
>Cliff's SV-AC Top Feature Request (referencing my slides from the
>DVCon meeting):
>
>(1) New system functions: $all_signals, $all_inputs,
>$all_outputs, $all_inouts (slide 35)
>
>Regards - Cliff

----------------------------------------------------
Cliff Cummings - Sunburst Design, Inc.
14355 SW Allen Blvd., Suite #100, Beaverton, OR 97005
Phone: 503-641-8446 / FAX: 503-641-8486
cliffc@sunburst-design.com / www.sunburst-design.com
World Class Verilog & SystemVerilog Training

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.