RE: [sv-ac] Assertion control question

From: Korchemny, Dmitry <dmitry.korchemny_at_.....>
Date: Wed Nov 14 2007 - 23:34:14 PST
Hi Stu,

My understanding is that these tasks affect all the verification
statements. 
I also think that immediate assertions are also affected; there is a
hint in the LRM: "When invoked with no arguments, the system task shall
apply to all assertions" (Subclause 19.10).

All this definitely needs a clarification in the LRM, but I am not sure
whether we are allowed to work on new Mantis items now.

Thanks,
Dmitry

-----Original Message-----
From: owner-sv-ac@server.eda.org [mailto:owner-sv-ac@server.eda.org] On
Behalf Of Stuart Sutherland
Sent: Thursday, November 15, 2007 3:13 AM
To: sv-ac@server.eda-stds.org
Subject: [sv-ac] Assertion control question


Do the $assertoff and related assertion controls and assertion action
controls only affect "assert" directives, or do they also affect
"assume",
and "cover" directives?  What about immediate assertions?

Stu
~~~~~~~~~~~~~~~~~~~~~~~~~
Stuart Sutherland
Sutherland HDL, Inc.
stuart@sutherland-hdl.com
503-692-0898


-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Wed Nov 14 23:35:23 2007

This archive was generated by hypermail 2.1.8 : Wed Nov 14 2007 - 23:36:54 PST