RE: [sv-ac] if..else and 4-state conditions

From: Jonathan Bromley <jonathan.bromley_at_.....>
Date: Wed May 02 2007 - 12:53:36 PDT
> > what is the meaning of
> >   1'b0 inside {1'bx}
> 
> It's 1'b1.
> 
> The following are the same --
> 
>        1'b0 inside {b!=0}
>        1'b0 ==? (b!=0)

Thanks, I'd forgotten that <inside> works casex-fashion rather
than casez-fashion - but asymmetrically, of course :-)
-- 
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, Hampshire, BH24 1AW, UK
Tel: +44 (0)1425 471223                   Email: jonathan.bromley@doulos.com
Fax: +44 (0)1425 471573                           Web: http://www.doulos.com

The contents of this message may contain personal views which 
are not the views of Doulos Ltd., unless specifically stated.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Wed May 2 12:54:09 2007

This archive was generated by hypermail 2.1.8 : Wed May 02 2007 - 12:54:41 PDT