Re: [sv-ac] Issue #266 - Rev 5

Cliff:

I have looked over your proposed changes for Section 18, and they
all look fine to me.  I did think that in the last of them (18.15) it 
might be better to change 

   This applies to both pre-existing names as well as instance names
   introduced by other {\bf bind} statements; and the latter situation
   will occur if the design contains more than one instance of a
   module containing a {\bf bind} statement.

to
  
   This applies to both pre-existing names as well as instance names
   introduced by other {\bf bind} statements.  The latter situation
   will occur if the design contains more than one instance of a
   module containing a {\bf bind} statement.

Best regards,

John H.

> X-Authentication-Warning: server.eda.org: majordom set sender to owner-sv-ac@eda.org using -f
> X-Sender: cliffc@mail.sunburst-design.com
> Date: Tue, 03 May 2005 09:29:10 -0700
> From: "Clifford E. Cummings" <cliffc@sunburst-design.com>
> Cc: Tom Fitzpatrick <tom_fitzpatrick@mentorg.com>
> X-Virus-Status: Clean
> Sender: owner-sv-ac@eda.org
> 
> --=====================_149026298==_
> Content-Type: text/plain; charset="us-ascii"; format=flowed
> 
> Subject: Issue #266 - Version 5 - May 3, 2005
> 
> We have passed Issue #266 in the following committees:
> SV-BC
> SV-EC
> 
> I have not received definitive feedback from the following committees:
> SV-AC
> SV-CC (SV-CC action items below)
> 
> The Champions Committee will have one last opportunity to make additional 
> changes before passing the proposed resolution on to the SystemVerilog main 
> committee.
> 
> Regards - Cliff
> 
> ----------------------------------------------------
> Cliff Cummings - Sunburst Design, Inc.
> 14314 SW Allen Blvd., PMB 501, Beaverton, OR 97005
> Phone: 503-641-8446 / FAX: 503-641-8486
> cliffc@sunburst-design.com / www.sunburst-design.com
> Expert Verilog, SystemVerilog, Synthesis and Verification Training
>