[sv-ac] RE: erratum, Syntax 17-15

Subject: [sv-ac] RE: erratum, Syntax 17-15
From: David W. Smith (dwsmith@synopsys.com)
Date: Thu Feb 26 2004 - 19:41:07 PST

• Next message: David W. Smith: "[sv-ac] SystemVerilog 3.1a Draft 5 is available!"
• Previous message: Brad Pierce: "[sv-ac] Simplification of multiclock BNF"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

John,

Fixed in LRM-262 and then the entire multi_clock_property_expr has been deleted (due to being replaced using a different BNF
pattern) in LRM-278.

Regards
David

-----Original Message-----
From: John Havlicek [mailto:john.havlicek@motorola.com]
Sent: Thursday, February 26, 2004 7:33 PM
To: surrendra.dudani@Synopsys.COM; David.Smith@Synopsys.COM; sv-ac@eda.org; brad.pierce@Synopsys.COM
Cc: john.havlicek@motorola.com
Subject: erratum, Syntax 17-15

All:

There is an exclamation mark "!" in Syntax 17-15 on p. 234
under multi_clock_property_expr that should be a vertical line "|".

I think several people have noticed this before, and it may
be repeated in other BNF examples for multi_clock_property_expr.

I have not had a chance to review Brad Pierce's latest BNF
changes, so I do not know if they take care of this problem.

We should try to make sure this gets fixed in Draft 5.

Best regards,

John H.

• Next message: David W. Smith: "[sv-ac] SystemVerilog 3.1a Draft 5 is available!"
• Previous message: Brad Pierce: "[sv-ac] Simplification of multiclock BNF"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Fri Feb 27 2004 - 00:25:10 PST