Re: [sv-ac] Straw poll on SV-AC extension proposals


Subject: Re: [sv-ac] Straw poll on SV-AC extension proposals
From: Joseph Lu (Juin-Yeu.Lu@sun.com)
Date: Sun Nov 16 2003 - 09:51:04 PST


[Y] 1 additional property directive.
[N] 2 immediate assume
     
       assume directive is good enough

[Y] 3 assume synchronization
[Y] 4 local variable extensions
[Y] 5 clock_var_assign
[Y] 6 clock variable access
[Y] 7 parameter in properties

  Based on the formal syntax definition of the current version (SV3.1),
  any cycle_delay_const_range_expression and range expression has
  to be a constant expression or a parameter identifier.
  However, a parameter identifier has to be an identifier proceeded with
  the keyword "parameter" used by SV to define a compile time constant.

  Based on the BNF in Annex A, it seems that any identifier defined in the
  property_formal_list is an identifier that can not be associated with an identifier that is latter used to define a compile-time constant. For example, the following property definitions
  are illegal. The solution can be found in this proposal.

  property follow(en, clk, leader, follower,
                  sample_clock_edge = posedge ck or negedge ck,
                  sint min_lat = 0, int max_lat = 0);
 
   @(sample_clock_edge) en |->
         (`true [*0:$] ##1 leader ##[min_lat:max_lat] follower) [*1:$] ;
  endproperty

  property foo(en, clk, width = 5);
    int temp [width];
    ...
  endproperty

  In addition, we need to be able to pass sequence expression
  as parameter to a property. We need to support this feature
  either from the proposal 7 or 8.

[Y] 8 sequence passing
[Y] 9 pass $ (infinite) through property arguments.
[Y] 10 enhance implication
[Y] 11 recursive properties
[Y] 12 boolean property connectives
[Y] 13 assertions in functions
[Y] 14 gated clock support
[Y] 16 modports importing assertions

[Y] 17 event created from sequence/property for reactive functionality.
[Y] 18 extend wait to work on sequence/property

[Y] 19 embed assertions in structures.

John's proposals.

[Y] accessing local variables
[Y] sampling local variables
[Y] clock flow
[Y] generalized implication
[Y] property conjunction
[Y] property disjunction
[Y] property if else
[Y] property instances
[Y] property negation

Joseph Lu
Processor and Network Product Group
Sun Microsystems
M/S USUN 03-202, 430 N. Mary Ave.,
Sunnyvale, CA 94086



This archive was generated by hypermail 2b28 : Sun Nov 16 2003 - 09:51:41 PST