[sv-ac] RE: Call to vote: Due August 8

Hi Ed,

In the examples in REPLACE 17.3.1 and in 17.7.1 always is written in a module, so it is correct. I fixed the text in F.3.4.6.

Thanks,
Dmitry

From: Eduard Cerny [mailto:Eduard.Cerny@synopsys.com]
Sent: Friday, August 05, 2011 21:07
To: Korchemny, Dmitry; sv-ac@eda-stds.org
Subject: RE: Call to vote: Due August 8

Hi Dmitry,
please see my vote below.
Best regards
ed

Mantis 2578 __X__ Yes ____ No
http://www.eda-stds.org/mantis/view.php?id=2578
http://www.eda-stds.org/mantis/file_download.php?file_id=5251&type=bug
Minor correction - add s (shown is green):
and the evaluation attempts of property_expr1 is nonvacuous and property_expr2 are nonvacuous.

Mantis 3033 __X__ Yes ____ No
http://www.eda-stds.org/mantis/view.php?id=3033
http://www.eda-stds.org/mantis/file_download.php?file_id=5257&type=bug

Minor comments:
In REPLACE in 17.3.1

the new example uses "always" rather than always_ff. But always was eliminated from checkers.

similarly in 17.7.1 Checker variable assignments
and Example 2

Should F.3.4.6 also have always_ff or here it does not matter?
---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.