RE: [sv-ac] Glitch-free deferred assertions

From: Bresticker, Shalom <shalom.bresticker@intel.com>
Date: Wed Jul 06 2011 - 23:41:33 PDT

Note:

While "1step" is only described in the LRM in the context of the input skew in a clocking block, the BNF allows it as delay_value, and the LRM does not seem to explicitly restrict using it anywhere delay_value can be used.

Shalom

> From 4.4.2.1 Preponed events region:
>
> #1step sampling is identical to taking the data samples in the Preponed
> region of the current time slot.
>
> It would be confusing if deferred assertions start using #1step to refer to
> execution in the Postponed region of the current time slot. The two
> different
> usages would be with respect to the opposite ends of the current time slot.

---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Wed Jul 6 23:42:39 2011

This archive was generated by hypermail 2.1.8 : Wed Jul 06 2011 - 23:42:45 PDT