VOTE -- [sv-ac] SVA 3.1 parsing issues


Subject: VOTE -- [sv-ac] SVA 3.1 parsing issues
From: Adam Krolnik (krolnik@lsil.com)
Date: Fri Sep 12 2003 - 13:09:18 PDT


Here is my vote on errata.

(Yes) 081003.AC1 Surrendra throughout associativity, change to right
(No) 081003.AC2 Surrendra Unary ## should have the higher precedence than binary ##

    I would not talk about binary operation and instead only talk about unary.

(Yes) 081003.AC3 Surrendra allow clocked sequences(including multi-clock) to be
parenthesized
(YES) 081003.AC4 Surrendra Language force parenthesis around the expression with
local variable assignments
(Yes for all) 090803.AC1 John 8/31 email changes-recommended.pdf

       Adam Krolnik
       Verification Mgr.
       LSI Logic Corp.
       Plano TX. 75074
       Co-Author "Assertion Based Design"



This archive was generated by hypermail 2b28 : Fri Sep 12 2003 - 13:09:52 PDT